Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Wednesday, June 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
A Guide to VHDL for Embedded Software Developers-Part 1: Essential Commands  by EE Times Embedded

July 19, 2011 -- This series of articles is designed to give concise and useful summary information on important language constructs and usage in VHDL; helpful and easy to use, but not necessarily complete. It will introduce the key concepts in ... read more

Guide to VHDL for embedded software developers-Part 2: More Essential Commands  by EE Times Embedded

July 19, 2011 -- In hierarchical designs, functions are a simple way of encapsulating behavior in a model that can be reused in multiple architectures. Functions can be defined locally to an architecture or more commonly in a package. In this pa ... read more

Managing Signal Integrity in Tomorrow's High-Speed Flash-Memory-System Designs  by Agilent Technologies, Inc. in EE Times Test & Measurement Designline

July 19, 2011 -- Signal integrity will matter more in next-generation Flash devices, and several changes in the technology will make managing signal integrity more critical. For example, data rates in these devices will range from 400MHz to 6GHz ... read more

Methods of Estimating Component Temperatures-Part 1  by Texas Instruments, Inc. (TI) in Electronic Engineering Journal

July 14, 2011 -- It is well known that IC components heat up during operation as they dissipate power while doing their analog and digital magic. But how can the user determine if a component (semiconductor device) is too hot? Many engineers hav ... read more

Simulation Techniques Test Automotive Cluster Display ECUs  by Agilent Technologies, Inc. in EE Times Automotive Designline

July 14, 2011 -- With automotive display cluster being the main means to convey the status and information of a vehicle system and drive conditions, it is of utmost importance to ensure reliable functional testing for these cluster devices. This ... read more

Power-Integrity Simulation Keeps Your Planes Perfect  by EDN Magazine

July 14, 2011 -- Delivering power to the chips on your PCB (printed-circuit board) is no longer a simple proposition. You used to be able to connect the ICs to power and ground using thin traces that took little space. As chips got faster, you f ... read more

Tracking PLL Design Through the Decades-Part 2  by Silicon Creations in EDN Magazine

July 14, 2011 -- The desire to integrate more gates has driven two advances in CMOS-processing technology, enabling the integration of practical inductors in generic CMOS-logic processes. The first, the use of CMP (chemical-mechanical polishing) ... read more

Tracking PLL Design Through the Decades-Part 1  by Silicon Creations in EDN Magazine

July 14, 2011 -- PLLs (phase-locked loops) are among the most common types of analog/ mixed-signal circuits on today's SOC (system-on-chip) ICs. PLLs are essential companions to the digital-logic circuits and processors on these chips. Today's S ... read more

Designers Take a Fresh Look at Power Management System Design  by Lattice Semiconductor Corp. in New Electronics Magazine

July 12, 2011 -- As programmable logic technology migrates into the power subsystem portion of a design, new capabilities are becoming available to engineers. The benefits of applying programmable logic technology to power management are realize ... read more

Fundamentals of Touch Interfaces  by Electronic Products Magazine

July 12, 2011 -- Single- and multi-touch user interface development dates from the early 1970s, although the technology achieved first notable implementation prominence when Apple unveiled the capacitive touch-based first-generation iPhone in Ja ... read more




 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.703125