Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Thursday, May 23, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
Creating an SOC Virtual Platform for Embedded Software Development  by CircuitSutra Technologies Pvt, Ltd. in Electronic Design Magazine

June 28, 2011 -- Today's system-on-chip (SOC) designs incorporate various input-output capabilities and are multi-core systems with fast communication protocols. SOCs often incorporate various processing elements for multimedia and networking ap ... read more

Reduce SOC Device/ Package Leakage/ Power with Improved Power-Management Protocols  by Freescale Semiconductor, Inc. in EE Times Embedded

June 27, 2011 -- To reduce the design and packaging cost, SOCs are usually developed satisfying a superset of demands of multiple customers. To target the customers who do not need the complete functionality, the usual solution is to offer them ... read more

Debug a Microcontroller-to-FPGA Interface from the FPGA Side  by EE Times MCU Designline

June 27, 2011 -- Microcontrollers and FPGAs often work together in embedded systems. As more functions move into the FPGA, however, debugging the interface between the two devices becomes more difficult. The traditional debugging approach comes ... read more

Application Driven Network on Chip Architecture Exploration & Refinement for a Complex SOC  by Arteris SA in Design & Reuse

June 20, 2011 -- This article presents an overview of the design process of an interconnection network, using the technology proposed by Arteris. Section 2 summarizes the various features a NoC is required to implement to be integrated in modern ... read more

Breaking the Language Barriers: Using Coverage Driven Verification to Improve the Quality of IP  by Mentor Graphics Corp. in Design & Reuse

June 20, 2011 -- Technology advances allows for the creation of larger and more complex designs. This poses new sets of challenges, including efforts to balance verification completeness with minimization of overall verification effort and cycle ... read more

Down and Dirty with HW/SW Codesign-Part 1: Reviewing the Fundamentals  by EE Times Embedded

June 18, 2011- Embedded computing systems must meet tight cost, power consumption, and performance constraints. If one design requirement dominated, life would be much easier for embedded system designers, i.e., they could use fairly standard a ... read more

Android, Linux and Real-Time Development for Embedded Systems  by Mentor Graphics Corp. in Design & Reuse

June 17, 2011 -- Android is an open source platform built by Google that includes an operating system, middleware and applications for the development of devices employing cellular communications. This article takes a look at the design of Andro ... read more

Comparing Hot Swap IC Solutions in Server Power Reporting-Part 2  by National Semiconductor Corp. in EE Times Power Management Designline

June 16, 2011 -- Part 1 of this article looked at aspects of the voltage- and current-measurement challenges of measuring power in this application, along with error sources and tradeoffs. There are four major benefits gained by combining hot sw ... read more

Moore's Law; the Bifurcation of the Semiconductor Industry and 3-D integration  by MonolithIC 3D, Inc. in Electronic Engineering Times (EE Times)

June 16, 2011 -- With all the gloom and doom facing the semiconductor industry and especially with the "end of Moore's Law" coming up soon as many experts predict, let's look at several facts relating to the unbelievable ride the industry has ha ... read more

Basics of SOC I/O design-Part 2: Hot Swap & Other Implementation Issues  by Cypress Semiconductor Corp. in EE Times Embedded

June 14, 2011 -- Having dealt in Part 1 with some of the basics of SoC I/O pin assignment, in this second part we will deal with a variety of implementation issues, including hot swap, threshold voltages, interrupts, pin assignments and Interfac ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  1.359375