Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Friday, May 24, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
High-Productivity Design Tools for Custom Analog ICs  by Tanner EDA in Electronic Products Magazine

June 1, 2011 -- Industry analyst firm Databeans cites 30% growth in the $42 billion analog integrated circuit (IC) market for 2010. While this represents only approximately 14% of the entire global semiconductor market, the analog IC segment rep ... read more

Verifying Designs Before Committing to Hardware  by MathWorks, Inc. in Electronic Products Magazine

June 1, 2011 -- Designers of robot control systems are being pushed to provide better performance and more features, all while meeting tight deadlines and keeping costs down. As these demands grow, traditional design and verification methodologi ... read more

Two Methodologies for ASIC Conversion  by EE Times EDA Designline

May 31, 2011 -- ASIC vendor eASIC's announcement of a conversion path from its Nextreme structured devices to a fully cell-based ASIC offers an interesting opportunity to reflect on conversion methodologies. Comparing it to a recent discussion o ... read more

Guidelines for SystemC: Debugger Integration  by NXP Semiconductors in Design & Reuse

May 26, 2011 -- Availability of hardware for embedded software development is generally delayed as the hardware development cycle takes longer to complete. An integrated setup of an executable specification of the hardware with a software debugg ... read more

Power Optimization in Image Superscalar IP  by Design & Reuse

May 26, 2011 -- As process geometries have scaled, design teams have used more and more of the additional silicon real estate available on chips to integrate embedded memories that serve as scratch-pads, FIFOs and caches to store data for the co ... read more

Improving Today's Multimedia Products with 3rd-Party Audio IP Solutions  by Synopsys, Inc. in EE Times Audio Designline

May 25, 2011 -- In the multimedia market, there is insatiable consumer demand to create, transmit and share digital audio and video content. This demand is driving explosive growth in consumer electronic devices requiring audio post-processing s ... read more

It's Not Just About Hardware Anymore  by Emulation and Verification Engineering (EVE) in EE Times Embedded

May 25, 2011 -- In the hierarchy of systems, the processor has always played a central role. When making architectural decisions on a system, one of the first considerations is which processor to use. Once chosen and configured, a designer can g ... read more

HW/SW Co-Verification basics-Part 3: Hardware-Centric Methods  by EE Times Embedded
-- As we have seen in Part 1 and Part 2, there are benefits and drawbacks of using software models of microprocessors and other hardware. This article discusses techniques that avoid model creation issues by using a representation of the microprocess ... read more
HW/SW Co-Verification Basics-Part 4: Co-Verification Metrics  by EE Times Embedded

May 24, 2011 -- Many metrics can be used to determine which of the co-verification methods discussed in Part 1, Part 2 and Part 3 are best for a particular project including: 1) Performance (speed); 2) Accuracy; 3) Synchronization; 4) Type of so ... read more

HW/SW Co-Verification Basics-Part 2: Software-Centric Methods  by EE Times Embedded

May 24, 2011 -- Most co-verification methods can be classified based on the execution engine used to run the hardware design. A secondary classification exists based on the method used to model the embedded system microprocessor. Generally, thes ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.71875