Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
Ease Production at 65nm with DFM  by Mentor Graphics Corp. in EE Times EDA Designline

February 15, 2011 -- The challenges of production at advanced process geometries are well-known. In anticipation of reaching today's leading-edge process nodes, electronic design automation (EDA) companies and chip foundries have been developing ... read more

Using Copper Pillars to Increase Analog IC Power Dissipation  by Micrel, Inc. in EE Times Power Management Designline

February 14, 2011 -- What's old is new again; how often have we heard this saying or observed how technology can recreate itself and follow this saying? Copper pillars have been used for many years in flip-chip or high-density semiconductors as ... read more

Automatic Shape-Based Routing to Achieve Parasitic Constraint Closure in Custom Design  by Pulsic, Ltd. in EE Times EDA Designline

February 9, 2011 -- Each smaller sub-micron process technology brings a new set of physical problems for IC designers. Among the toughest of these problems are meeting electrical parasitic constraints and minimizing signal-integrity issues in th ... read more

Floating-Point-Enabled Microcontrollers in Embedded Designs  by New Electronics Magazine

February 8, 2011 -- Floating point units (FPUs) can increase the range and precision of mathematical calculations or enable greater throughput in less time, making it easier to meet real time requirements. Or, by enabling systems to complete rou ... read more

Designing Remote Radio Heads (RRHs) on High-Performance FPGAs  by Altera Corp. in EE Times Programmable Logic Designline

February 7, 2011 -- Current and future generations of wireless cellular systems feature heavy use of Remote Radio Heads (RRHs) in the base stations. Instead of hosting a bulky base station controller close to the top of antenna towers, new wirel ... read more

Multicore Processors: Some of the Technical Issues  by New Electronics Magazine

February 7, 2011 -- When, in the mid 1960s, founder Gordon Moore noticed how quickly transistors were shrinking on silicon wafers, he concentrated purely on how much space circuits would take up over time. A few corrections ensued as the freneti ... read more

Multicore Processors: How Can You Programme Them?  by New Electronics Magazine

February 7, 2011 -- Chipmakers want you to buy multicore processors that, on paper at least, deliver much greater performance than their single core predecessors. The question is: can you make use of that performance? Parallelization is not all ... read more

Design Considerations in the Analog Signal Chain: Part 2  by Cypress Semiconductor Corp. in EE Times Planet Analog

February 4, 2011 -- Up to this point*, we have discussed challenges faced in making precision analog measurements in generic high-precision systems where the range of measurement is typically in the volts range. There are systems that have measu ... read more

Compute a Histogram in an FPGA with One Clock  by Texas Instruments, Inc. (TI) in EDN Magazine

February 3, 2011 -- Histograms are often useful tools for analyzing digital data. To get reliable results from a histogram, though, you must collect large amounts of data, often with 100,000 to 1 million points. If you need to collect an ADC's d ... read more

Understanding Embedded System Boot Techniques  by Freescale Semiconductor, Inc. in EDN Magazine

February 3, 2011 -- To load a program into memory, you must first load a program into memory. The boot-up process, often a complex multistep sequence involving numerous substeps, solves this problem. Any boot-up process, including booting up Win ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.71875