Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2011: Saturday, May 25, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 (354 Entries)
Software Defined Radio: Defining the Challenges  by Fraunhofer Institut fur Integrierte Schaltungen in EE Times RF & Microwave Designline

January 17, 2011 -- Software defined radio (SDR) has become a hot topic in the industry and is seen as a solution for many of the development problems for new radio platforms. It is generally perceived that SDR is the answer to the need for fle ... read more

Using Co-Design to Optimize System Interconnect Paths  by Cadence Design Systems, Inc. in EE Times Embedded

January 16, 2011 -- Since the dawn of semiconductors, the dies, the packages, and the boards they reside on have typically been designed by different teams that focus their expertise between predefined boundaries. Most have seen those flows wher ... read more

Mixed-Signal Designs: The Benefits of Digital Control of Analog Signal Chains  by Intersil Corp. in EE Times Planet Analog

January 15, 2011 -- Mixed-signal designs combine the most powerful features and advantages of both analog and digital circuitry. One common mixed-signal architecture is a chain of analog signal blocks, each controlled by digital logic. These des ... read more

Using PSpice to Analyze Amplifier Loop Stability: Part 2  by National Semiconductor Corp. in EE Times Planet Analog

January 13, 2011 -- Part 1 of this article looked at what makes an amplifier unstable, and worked through a high-speed low-noise transimpedance amplifier (TIA) stability example. Armed with a good PSpice-based analytical method to investigate pr ... read more

An RTL-to-GDSII Approach for Low Power Design: A Design for Power Methodology  by Apache Design Solutions, Inc. in EE Times EDA Designline

January 12, 2011 -- To be competitive, IC designs that power data centers and mobile handheld devices not only need to control and reduce their overall power consumption, but also must excel in other metrics such as performance per watt or perfo ... read more

How an Emerging Methodology Better Supports SOC Design  by Cadence Design Systems, Inc. in Electronic Design Magazine

January 11, 2011 -- Fueled by massive functional capacity, high-performance and low-power silicon processes, and exploding software application content, the pace and scope of electronics innovation is accelerating. The challenges of forging incr ... read more

FPGA Technology at the Pointy End of the Spear  by Electronic Engineering Times (EE Times)

January 10, 2011 -- Starting with the transatlantic telegraph cable, laid in 1866, telecommunications applications have always been the driver for the highest data rate systems. To feed this need for speed, the signal integrity performance of th ... read more

How Are Competitors Differentiating Cortex-M3 based MCUs?  by New Electronics Magazine

January 10, 2011 -- When ARM launched the Cortex-M3 core in 2004, it opened new opportunities for microcontroller developers. Previously, these companies needed to create and maintain their own mcu core; now, that work would be done by ARM, leav ... read more

Are MEMS-Based Oscillators a Viable Alternative to the Quartz Crystal?  by New Electronics Magazine

January 10, 2011 -- Traditionally, quartz crystal oscillators have been the preferred choice for clock generation in consumer, computing and communication applications. But the quest for a replacement technology is on the increase, partly due to ... read more

Debugging for Power Consumption  by IAR Systems AB in New Electronics Magazine

January 10, 2011 -- Power consumption has traditionally been something influenced only by hardware developers. But power consumption depends not only on the hardware, but also on how it is used and how it is controlled by the system software. Th ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.599  0.71875