Page loading . . .

  
 Category: News: News Archive 2011: Saturday, May 25, 2013
RivieraWaves Licenses Bluetooth Low-Energy IP to Renesas Electronics  
 Printer friendly
 E-Mail Item URL

January 6, 2011 -- RivieraWaves announced today that it has licensed Bluetooth low-energy IP to Renesas Electronics Corp. for its new Bluetooth low-energy integrated products.

The RivieraWaves Bluetooth low-energy IP is flexible, easy to integrate in SOCs and accommodates the requirements of low-power products, running on a coin cell battery or energy harvesting system, such as in sport and fitness wireless sensors, medical wireless sensors, watches, remote controllers, home or building control and automation systems, etc. The IP offering, composed of hardware, software and analog/RF components, suits all integration needs for stand-alone chips, integration into combo chips or application/ baseband processors.

Go to the RivieraWaves website to find additional information.

E-mail RivieraWaves for more information.

Read more about
RivieraWaves
and
Renesas Electronics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, Bluetooth IP, intellectual property, cores, RivieraWaves
600/32882 1/7/2011 656 84


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.453125