Page loading . . .

  
 Category: News: News Archive 2011: Tuesday, May 21, 2013
Jasper Opens Israel R&D Center  
 Printer friendly
 E-Mail Item URL

January 11, 2011-- Jasper Design Automation today announced the opening of its fourth international R&D Center in Haifa, Israel. Jasper also has R&D Centers in Belo Horizonte, Brazil; Goteborg, Sweden; and at its headquarters in Mountain View, Calif.

Jasper Israel is located in the Matam Scientific Industries Center, one of the country's largest high-tech parks and home to numerous multinational companies including Intel, Google, Microsoft, Philips, Zoran, and others. Focused on advanced product development and research, the Israel-based team will play a significant role in the technology and business advancement of the company's industry-leading formal technologies.

"Israel has the ideal mix of high-technology business, innovation and educational infrastructure, making it perfect for our needs," Ziyad Hanna, Jasper Vice President of Research, Chief Architect, and General Manager of Jasper Israel said. "Jasper continues to invest heavily in R&D worldwide, and being in Israel places us close to leading-edge designers and additional great talent in software and hardware to continue our growth and innovation."

Go to the Jasper Design Automation website to find additional information.

E-mail Jasper Design Automation for more information.

Read more about
Jasper Design Automation
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, Jasper Design Automation,
600/32913 1/11/2011 510 92


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.484375