Page loading . . .

  
 Category: News: News Archive 2011: Saturday, May 25, 2013
Imagination Technologies Announces PowerVR Insider SDK 2.8  
 Printer friendly
 E-Mail Item URL

March 2, 2011 -- Imagination Technologies, Ltd. has released version 2.8 of its PowerVR Insider SDK (software development kit) for mobile 3D graphics development. The PowerVR Insider SDK fully supports the development of applications using the Khronos OpenGL ES 2.0 API. The PowerVR Insider SDK includes tutorials, source code, extensive documentation, platform abstraction frameworks and a highly integrated suite of tools.

Release v2.8 of the PowerVR Insider SDK includes: access to a new version or PVRTune, the tool created for Imagination's licensees; Android Gingerbread support; PVRShaman support for render to texture/ environment maps and post processing; PVRTexTool support for texture atlases; support for 3DSMAX and Maya 2011; Android project integration for Eclipse; enhancements to PVRUniSCo and a MacOS version of PVRVFrame; an updated Bada SDK and SDKs for new PowerVR enabled devices; support for 64bit Linux; and NAVTEQ map and content samples, including Enhanced 3D City Models.

The latest version of Imagination's PowerVR Insider software development kit (SDK), version 2.8, includes a new tutorial showing developers how to take full advantage of graphics acceleration using OpenGL ES2 to display 3D map and advanced visual guidance data in graphics-rich applications.

The tutorial overviews the implementation of sample map data for the creation of location-based apps. In addition, a complementary white paper explaining efficient navigation rendering techniques for compiling of NAVTEQ data is available on www.NN4D.com. The tutorial helps developers to create differentiated games by adding a location-aware component.

Developers can also join the NAVTEQ Network for Developers to gain access to more extensive data sample sets, and receive technical support.

Demonstrations of advanced OpenGL ES 2.0 shader-graphics content created with Imagination's development tools are available as binary downloads from Imagination's website.

Availability

Developers can join up, download the SDK for free and interact with the community through dynamic online forums on the Imagination website at Developers>PowerVR Insider.

Free and fully featured copies of the SDK will be available for download soon following a brief period where they will be exclusively given away by Imagination at GDC 2011 in San Francisco.

Go to the Imagination Technologies, Ltd. website to find additional information.

E-mail Imagination Technologies, Ltd. for more information.

Read more about
Imagination Technologies, Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, software development kits, SDKs, IP, intellectual property, cores, microprocessors, MPUs, Imagination Technologies, PowerVR Insider,
600/33315 3/3/2011 848 122


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.46875