Page loading . . .

  
 Category: News: News Archive 2011: Wednesday, June 19, 2013
ONFI Announces Publication of the 3.0 Standard, Pushes Data Transfer Speeds to 400MBps  
 Printer friendly
 E-Mail Item URL

March 15, 2010 -- The Open NAND Flash Interface (ONFI) Working Group has published the new ONFI 3.0 standard. By using the non-volatile DDR2 (NV-DDR2) interface, the newly ratified standard reaches speeds of up to 400MBps, doubling the current NAND interface transfer rates.

The ONFI 3.0 standard details the interface and infrastructure that ONFI's more than 100 members can employ to develop products that deliver the industry's fastest NAND interface. Improvements in ONFI 3.0's NAND interface speeds will also enable future NAND controllers to achieve similar performance with half the number of channels, providing both a cost and space savings, which are key requirements for solid-state drive (SSD) design.

The ONFI 3.0 incorporates a sophisticated die-selection feature that reduces the number of chip-enable (CE) pins, which in turn lowers the number of controller pins making PCB routing more efficient. Reducing the number of CE pins is especially important for SSDs, providing a significant cost reduction and allowing the extra pins to be assigned to other applications within the system.

"The enabling of fast ONFI 3.0 NAND is something a controller company can greatly benefit from," says K. S. Pua, Chairman and CEO of Phison Electronics. "Our customers are eager to achieve higher speeds in their USB 3.0 and SATA SSD products. The adoption of ONFI 3.0 would mean keeping up with the increasing bandwidth offered by these host interfaces, bringing the overall performance of NAND applications to an outstanding level."

Like previous ONFI standards, ONFI 3.0 is designed with simplicity in mind for NAND-based devices and is backwards compatible with previous ONFI standards. In future versions, ONFI 3.0 will also support the ECC Zero (EZ-NAND) interface, which removes burden of the host controller having to keep pace with the fast changing ECC requirements of NAND technology.

Simplifying adoption with broad ecosystem support

"The new ONFI 3.0 technology supporting interface transfer rates of up to 400MBps is a key NAND capability to support future SSD design," said Knut Grimsrud, Intel fellow and director of storage architecture. "With this interface performance scaling, ONFI NAND will play an important role in SSD compute development, especially for high-performance computing applications where speed is paramount."

"The ONFI 3.0 specification is a further step in the definition of a long-term roadmap for faster NAND Flash memory interfaces," said Roberto Colecchia, Marketing Manager at Spansion. "Spansion has contributed to the design of this specification which we believe will be able to support the growing demand for faster data transfer required by several market segments."

"ONFI 3.0 doubles the bus speed which is critical to delivering high-performance solid state storage solutions across all compute application needs, especially for given capacity footprints as NAND die density and page sizes increase," said Steffen Hellmold, Vice President of Business Development for SandForce. "Furthermore, the innovative measures taken to reduce pin count will help drive system improvements in cost and complexity. We are supporters of the ONFI specification and are working on delivering an SSD processor solution fully embracing this new interface capability in 2012."

Go to the ONFI (Open NAND Flash Interface) website to find additional information.

E-mail ONFI (Open NAND Flash Interface) for more information.

Read more about
ONFI (Open NAND Flash Interface)
on SOCcentral.com


Keywords: ASICs, ASIC design, embedded systems, embedded system design, computer system design, general-purpose computers, NAND Flash, IP, intellectual property, cores, Open NAND Flash Interface (ONFI),
600/33435 3/16/2011 582 111
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.46875