Page loading . . .

  
 Category: News: News Archive 2011: Sunday, May 26, 2013
EMA and Cadence Extend Channel Partnership to Sell Complete Line of PCB Design Tools  
 Printer friendly
 E-Mail Item URL

April 13, 2011 -- EMA Design Automation, Inc. today announced the extension of its Channel Partner Contract with Cadence Design Systems, Inc. This extension allows EMA to sell and support the full Cadence Allegro and OrCAD product lines.

"Cadence PCB products, along with EMA's products and services, give our customers a wide array of solutions to meet their needs," said Manny Marcano, President and CEO of EMA. "With the scalability provided by the OrCAD and Allegro product lines, we can provide increasingly more capable solutions as our customers' needs grow in complexity.”

EMA's methodology offering is essentially an electronic design ecosystem for the workgroup. Cadence PCB design tools are the core of that environment, and everything else revolves around that core and is completely dependent on it.

Go to the EMA Design Automation, Inc. website to find additional information.

E-mail EMA Design Automation, Inc. for more information.

Read more about
EMA Design Automation, Inc.
and
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: PCB design, EDA, EDA tools, electronic design automation, EMA Design Automation, Cadence Design Systems, Allegro, OrCAD,
600/33619 4/13/2011 487 80


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.5