Page loading . . .

  
 Category: News: News Archive 2011: Tuesday, June 18, 2013
Kaben Wireless KWS-800 Family of ADCs to Have Built-in IF and Anti-Aliasing Filtering  
 Printer friendly
 E-Mail Item URL

April 18, 2011 -- Kaben Wireless Silicon, Inc. announced today a new family of ADC intellectual property (IP) products with built-in filtering.

"The KWS-800 SIF ADC combines Kaben's patented Sampled IF (SIF) Filter technology to a new line of performance ADCs. The programmability of our precision, on-chip filter, combined with the ADC, facilitates reconfigurable radio design and enables SOC manufacturers to integrate multimode receivers onto a single IC," said Bill Bereza, Kaben's Director of Marketing. "System engineers will have programmable control over the filter's characteristics, including center frequency, bandwidth, passband ripple, transition band and stopband attenuation".

Currently, ADCs convert analog baseband signals to digital baseband or subsample and convert IF signals to baseband. However, ADCs require anti-alias filtering because a sampled input signal must be band-limited to prevent folding of interferers and noise near multiples of the sampling frequency. Because integrating high-quality on-chip filters has been a major issue. Kaben has created a new type of product by combining the functions of data conversion and precision filtering.

With three SIF ADC products to choose from, designers can select an ADC with 14bits of resolution having sampling frequencies of 80 or 120MHz, or 10bits at 400MHz. The filter type can be programmed to be either lowpass or bandpass. The filter center frequency, bandwidth, passband ripple, transition band and stopband attenuation are all programmable using a serial interface.

The SIF ADC uses Kaben's proprietary Sampled IF Filtering technology based on charge-domain signal processing and interleaving to process and digitize high-frequency input signals. Combined, they offer a very high dynamic rangey. Combining the SIF filter and ADC eliminates challenges associated with the interface between the RF and the mixed-signal domains.

"We solved the issue of having limited dynamic range in an ADC by working in charge packets rather than voltage, which enables us to bypass the issues imposed by a low voltage." said Tom Riley, Kaben's CTO. "The result is that we are able to duplicate the high dynamic range of a 5-volt system when we are working with a 1-volt supply."

Go to the Kaben Wireless Silicon, Inc. website to find additional information.

E-mail Kaben Wireless Silicon, Inc. for more information.

Read more about
Kaben Wireless Silicon, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, analog-to-digital converters, A-D converters, ADCs, IP, intellectual property, cores, Kaben Wireless Silicon,
600/33653 4/18/2011 534 80
Designer's Mall
4th Of July countdown banner
0.7197266



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.75