Page loading . . .

  
 Category: News: News Archive 2011: Thursday, May 23, 2013
Corelis Releases New CD Version 7.6 Boundary-Scan Tool Suite  
 Printer friendly
 E-Mail Item URL

September 14, 2011 -- Inc. has announced the availability of the latest version of its ScanExpress Boundary-Scan Tool Suite. According to Corelis, the new Version 7.6 CD is the first test tool to include JTAG embedded test (JET) support for AMD Family 10 processors, enabling processor emulation-based testing capabilities on AMD ASB2 (BGA), Opteron 4100, and Quad-Core Opteron CPUs.

The new ScanExpress CD also features integration with National Instruments (NI) High-Speed Digital I/O (HSDIO) hardware as a JTAG/ boundary-scan controller. All ScanExpress products now fully support the 655x series of digital instruments with JTAG test clock (TCK) rates of up to 30MHz, allowing tighter integration of ScanExpress software into NI test platforms.

Additional CD improvements include:
  • New test-scripting functions and features including direct JTAG scan functions, global script variables, and test time stamping.
  • New pin-direction constraints for ScanExpress TPG’s test vector generator.
  • Overhauled Topology Viewer, now including a visual representation of all components on the scan chain, including series resistors, test connectors, and more.
  • Support for Blackhawk XDS560v2 series JTAG controllers.
  • JTAG embedded test support for Freescale i.MX51 and Texas Instruments AM/-DM37x processors.

Availability

Current Corelis customers that have a valid maintenance contract can now access the new Version 7.6 CD through the existing support website.

Go to the Corelis, Inc. website to find additional information.

E-mail Corelis, Inc. for more information.

Read more about
Corelis, Inc.
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, boundary scan, JTAG, Cmicrocontrollers, MCUs, microprocessors, MPUs, orelis, ScanExpress
600/34628 9/15/2011 341 61


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.46875