Page loading . . .

  
 Category: News: News Archive 2011: Thursday, May 23, 2013
Si2 Announces Agenda and Speakers for 16th Si2 Conference  
 Printer friendly
 E-Mail Item URL

September 20, 2011 -- The Silicon Integration Initiative, Inc. (Si2) today announced that its 16th Si2 Conference will be held on October 20, 2011, at the Network Meeting Center-Techmart, Santa Clara, CA. The Conference will feature speakers and demonstrations from several of the industry's leading semiconductor and electronic-design automation (EDA) companies. Dr. Ajoy Bose, Chairman, President, and CEO of Atrenta will provide the keynote address, entitled "SOC Realization: Building a Bridge to New Markets and Renewed Growth."

This conference will cover the increasingly inter-related areas of OpenAccess, design-for-manufacturability (DFM), low-power design, and Open PDK standards. Updates on the on-going enhancements to OpenAccess and it industry adoption will be presented along with status and plans for the future for all coalitions and projects. Speakers will include participants from: AMD, Cadence, Calypto, Entasys, GlobalFoundries, IBM, LSI, Mentor Graphics, SpringSoft, STMicroelectronics, and TI.

There will be a DFM session which will cover the latest status of the projects in the DFM Coalition, such as standardization of a format to transfer parasitic data from a foundry or technology provider, as well as the approach taken to verify the standards created by this coalition. Another session will cover the progress made in the past year in defining standards for PDK's which are the fundamental building block for semiconductor design.

In addition, OpenAccess is growing dramatically, based on the increasing membership in the OpenAccess Coalition and the number of companies who have developed tools and flows on this industry standard. It is now a "must have" for industry players and the talks in this session will highlight relevant experiences. Low Power Coalition work in power modeling standards, and application of the latest standard will be presented.

As in prior conferences, there will be an evening session that will showcase demos of advances based on the technologies offered by Si2. This session will also serve as a valuable opportunity for networking. Refreshments will be served.

Registration fee for non-members is $85. Advanced registration discounts are available.

Go to the Silicon Integration Initiative, Inc. (Si2) website for details.

E-mail Silicon Integration Initiative, Inc. (Si2) for more information.

Read more about
Silicon Integration Initiative, Inc. (Si2)
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, process design kits, PDKs, OpenAccess, Silicon Integration Initiative (Si2),
600/34696 9/21/2011 513 67


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.46875