Page loading . . .

  
 Category: News: News Archive 2011: Wednesday, May 22, 2013
IAR Systems Adds Major Enhancements to IAR Embedded Workbench for ARM Cortex  
 Printer friendly
 E-Mail Item URL

October 28, 2011 -- IAR Systems AB has announced the availability of a new version of IAR Embedded Workbench for ARM which adds significant speed optimizations and several new features. Optimizations are targeted for the ARM CMSIS DSP library and for general speed improvements when generating code for Cortex-M processors.

One of the new features that have been added is stack usage analysis. With stack usage analysis enabled, IAR Embedded Workbench for ARM produces a stack usage report with listings of the maximum stack depth for each call graph root. This is very useful information in most embedded projects, as it greatly simplifies estimates of stack usage. With the latest version also comes an improved inline assembler. With a new way of handling inlined assembler statements, the user can now place pieces of assembly code right where it is needed in the high-level code, with access to the surrounding C variables. The inlined assembler code can safely reserve private storage.

The Timeline window has been enhanced with a graphical event log for Cortex-M3/M4 users. When analyzing the timing behavior, you will be able to place certain macros in the code, and when these points are reached during execution, event messages will be sent and appear in the Timeline window. This is very useful as the time elapsed between two points in the code can be determined. The new Timeline feature can also provide support for creating a stack usage profile over time of an application.

The function profiling window has also been enhanced, using a function-hide mechanism. This feature simplifies the task of getting an overall profiling picture of your application, as you can filter out functions that are not of interest. This is very useful when working with an RTOS, as you can hide everything related to the RTOS kernel, and extract a focused picture of where the execution time is spent in a running application.

Signum JTAGjet, a real-time, in-circuit debugger for high-end applications, is now integrated in IAR Embedded Workbench for ARM, making it possible to take full advantage of the trace capabilities on Cortex-A and Cortex-R devices when debugging complex systems.

Availability

Evaluation versions of IAR Embedded Workbench v.6.30 for ARM are available at the download section of the IAR website.

Go to the IAR Systems AB website to find additional information.

E-mail IAR Systems AB for more information.

Read more about
IAR Systems AB
on SOCcentral.com


Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, ARM-based microprocessors, MPUs, software development tools, JTAG, debug, debugging, IAR Systems Embedded Workbench
600/35087 10/28/2011 330 52


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  0.46875