Page loading . . .

  
 Category: News: News Archive 2011: Sunday, May 26, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1623 Entries)
SpringSoft's Verdi Debug Software Expands Verification Interoperability with Comprehensive UVM Support 

May 2, 2011 -- SpringSoft, Inc. today announced comprehensive support for the Universal Verification Methodology (UVM) with its . The Verdi software adds UVM source code and new transaction-recording capabilities to its existi ... read more

RivieraWaves Announces Bluetooth 3.0-Qualified Baseband IP 

May 2, 2010 -- RivieraWaves announced today that it has successfully passed the Bluetooth Qualification with its Bluetooth 3.0 baseband Intellectual Property (IP). RivieraWaves has previously qualified the first Bluetooth low-energy baseb ... read more

PLDA PCI Express 3.0 IP Successfully Simulated with Xilinx 7 Series GTX Transceivers 

May 2, 2011 -- PLDA today announced the immediate availability of its PCI Express (PCIe) 3.0 FPGA IP with complete support for the Xilinx 7 series FPGAs. The PLDA PCIe IP Core is ready for simulation targeting Xilinx 7 series GTX transcei ... read more

ON Semiconductor Introduces Q32M210 Precision Mixed-Signal Microcontroller for Portable Sensing Applications 

May 2, 2011 -- ON Semiconductor has introduced the Q32M210, the first in a new family of mixed-signal microcontrollers for precision measurement and monitoring. Designed for use in portable sensing applications and built with the ARM Cort ... read more

NextOp Licenses BugScope Assertion Synthesis to Graphics Leader NVIDIA 

May 2, 2011 -- NextOp Software, Inc. today announced that NVIDIA has signed a multi-license agreement to expand its use of NextOp's assertion synthesis product.

NVIDIA supports assertions across its simulation, formal, a ... read more

Lattice Announces 4x3.125-Gbps SRIO Capability on the Mid-Range LatticeECP3 FPGA Family 

May 2, 2011 -- Lattice Semiconductor Corp. today announced the availability of a 4x3.125-Gbps version of the Serial RapidIO 2.1, Level 1 end-point core utilizing the LatticeECP3 FPGA family. This is an extension of the previously announce ... read more

MEMS Industry Group Offers Embedded Developers Inside Look at "Integrating MEMS with DSP/Microprocessors" 

May 2, 2011 -- The MEMS Industry Group (MIG) will moderate an industry panel on the challenges and benefits of integrating MEMS with DSP and microprocessors. The panel, "Integrating MEMS with DSP/Microprocessors: Thoughts from the MEMS Ec ... read more

Bosch Deploys Cadence Unified Custom/ Analog Flow to Gain Overall Design Productivity 

May 2, 2011 -- Cadence Design Systems, Inc. today announced that Robert Bosch GmbH (Bosch) has standardized on an enhanced custom/ analog flow based on Cadence Virtuoso v6.1 technology, gaining approximately a 25% advantage in productivit ... read more

Altera, MIPS Technologies and SLS Announce the MP32 Core MIPS-Based, FPGA-Optimized Soft Core Processor 

May 2, 2011 -- Altera Corp., MIPS Technologies, Inc. and System Level Solutions Pvt., Ltd. today introduced a MIPS-Based, FPGA-optimized soft processor for use on Altera's FPGA and ASIC devices. The MP32 processo ... read more

Major Semiconductor Companies Join SEMATECH's 3D Enablement Center 

April 28, 2011 -- SEMATECH, Inc. announced today that Advanced Semiconductor Engineering (ASE), Altera., Analog Devices, Inc. (ADI), LSI, ON Semiconductor, and Qualcomm have joined SEMATECH's 3D Enablement program based at the College of ... read more

SMSC Inter-Chip Connectivity Technology Licensed by AMD 

April 28, 2011 -- SMSC announced today that has licensed SMSC's patented Inter-Chip Connectivity (ICC) technology.

ICC enables the USB 2.0 protocol to be delivered over short distances consuming a fraction of the power ... read more

PLDA and Aldec Announce PCI Express DMA IP Supporting Advanced Verification Tools for FPGA Development 

April 28, 2011 -- PLDA and Aldec, Inc. today announced the immediate availability of PLDA's EZDMA IP solution, supporting Aldec's Riviera-PRO for Linux and Active-HDL for Windows. Integrating Aldec's advanced design verification to ... read more

Kaben Wireless Announces Family of XTAL Oscillators 

April 27, 2011 -- Kaben Wireless Silicon, Inc. announced today a family of XTAL Oscillators in IBM and TSMC processes. The company's KWS-105 is a 25- to 40-MHz tunable crystal oscillator IP block in IBM 7WL SiGe 180-nm BiCMOS, the KWS-110 ... read more

Elliptic Technologies Unveils HDCP 2.0 Content-Protection Solution 

April 27, 2011 -- Elliptic Technologies, Inc. has announced the immediate availability of its HDCP 2.0 (High-bandwidth Digital Content Protection) Software Development Kit. HDCP 2.0 is a key security technology that addresses all content- ... read more

Digital Blocks Announces Compact DB8051C Microcontroller IP Core for Complex Algorithm Finite State Machine Implementations 

April 28, 2011 -- Digital Blocks, Inc. today announced the DB8051C-FSM Microcontroller IP Core for algorithmic complex Finite State Machine (FSM) implementations.

Many times the algorithm complexity of a control applicat ... read more

Cosmic Circuits Tapes Out Clocking Solutions in 55nm 

April 28, 2011 -- Cosmic Circuits Pvt., Ltd. today announced the tape-out of its system-clocking PLLs in 55-nm process technology and will offer SOC designers a wide range of analog and digital PLLs to choose from. These include PLLs tha ... read more

Sonics Distributes Synopsys IP to Offer End-to-End Memory Subsystem Solutions for Mobile, Digital Entertainment 

April 27, 2011 -- Sonics, Inc. today announced that the company has signed an agreement with Synopsys, Inc. to distribute its family of DesignWare Universal DDR Memory Controllers for mobile and digital entertainment SOCs. Sonics c ... read more

S2C Releases 32.8 Million Gate SOC/ASIC Prototyping System 

April 26, 2011 -- S2C, Inc. has announced its highest capacity SOC/ ASIC prototyping system, the Quad S4 TAI Logic Module, based on four Altera Stratix IV 820 FPGAs. The Quad S4 TAI Logic Module can hold design up to 32.8 million gates an ... read more

Seven Universities Sign on with Altium 

April 26, 2011 -- Altium, Ltd. is proving to be a top choice for universities in North America. York University, University of Tulsa, Laser Interferometer Gravitational-wave Observatory at Caltech, Stanford University, University du Quebe ... read more

GSA Furthers Its Commitment to Analog/ Mixed-Signal and MEMS 

April 26, 2011 -- On the second day of the GSA & IET International Semiconductor Forum, May 12, in Munich, Germany, the Global Semiconductor Alliance (GSA) will be offering two complimentary sessions focused on two of its primary 2011 ini ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  3.40625