Page loading . . .

  
 Category: News: News Archive 2011: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1628 Entries)
Power.org and Power Architecture Community Members Offer Open Android OS Source Code 

February 9, 2011 -- Power.org has announced the first Android operating system (OS) port available as open source code for the embedded community. A collaborative effort between IBM, Mentor Graphics, XGI (now part of SIS) and AppliedMicro, the c ... read more

Study Released on Collaborative Innovation in the Global Semiconductor Industry 

February 9, 2011 -- The Global Semiconductor Alliance (GSA) has announced the release of "Collaborative Innovation in the Global Semiconductor Industry," a joint effort between GSA and faculty at the Wharton School of the University of Pe ... read more

MediaTek Licenses Coresonic DSP Architecture 

February 10, 2011 -- Coresonic AB today announced that MediaTek, Inc., a fabless semiconductor company for wireless communications and digital multimedia solutions, licenses its SIMT DSP architecture. Through this cooperation, Medi ... read more

SST and StarChip Announce Licensing and Design Partnership 

February 10, 2011 -- StarChip SAS today announced a licensing and design partnership agreement with Silicon Storage Technology, Inc. (SST), a wholly owned subsidiary of Microchip Technology, Inc. This agreement is for the purpose o ... read more

Altair Semiconductor Licenses MIPS Technologies' Multi-Threaded IP for LTE Broadband and Mobile Devices 

February 9, 2011 -- MIPS Technologies, Inc. announced today that Altair Semiconductor, a developer of ultra-low power, small-footprint and high-performance 4G LTE chipsets, licensed MIPS Technologies' multi-threaded synthesizable p ... read more

Skyworks and Ember Partner to Deliver Next-Generation ZigBee System Solutions 

February 8, 2011 -- Skyworks Solutions, Inc. and Ember Corp. today introduced solutions for ZigBee applications targeting the growing energy-management, home area network and industrial-automation markets. ZigBee is a wireless netw ... read more

Analog Bits Unveils Industry's Lowest Power 40-nm High Bandwidth SerDes 

February 8, 2011 -- Analog Bits, Inc. today announced the commercial availability of what the company boasts is the industry's lowest-power 40-nm, high-speed Serializer/Deserializer (SerDes) IP. The new macro is programmable to support m ... read more

Green Hills Software Compilers Produce Record EEMBC Automotive Benchmark Results 

February 8, 2011 -- Green Hills Software, Inc. today announced that its optimizing compilers for Power Architecture were used by Freescale Semiconductor, Inc. for certified, published Embedded Microprocessor Benchmark Consortium (E ... read more

Mindspeed and CEVA Collaborate to Bring Software-Defined Radio Technology to LTE Wireless Infrastructure Market 

February 8, 2011 -- CEVA, Inc. and Mindspeed Technologies, Inc. announced today that the two companies are collaborating to bring the benefits of software-defined radio (SDR) technology to wireless infrastructure equipment. Mindspe ... read more

MunEDA Joins the Silicon Integration Initiative and the Open Process Design Kit Coalition 

February 8, 2011 -- The Silicon Integration Initiative, Inc. (Si2) and MunEDA GmbH today announced that MunEDA GmbH has joined Si2 and will take part in the Si2's Open Process Design Kit Coalition (OPDKC).

... read more

Silicon Image Expands Its Low-Power Camera Processor IP Core Family to Support 3D Video and Resolutions Up to 64MPixels 

February 8, 2011 -- Silicon Image, Inc. has introduced the camerIC-3D/64MP, the newest member of its camerIC family of camera processor IP cores capable of supporting 3D and up to 8Kx8K (64 megapixel) still images and video. camerIC-3D/6 ... read more

Altera Delivers First Interface Targeting MoSys's Serial, High-Density Bandwidth Engine Device 

February 8, 2011 -- Altera Corp. successfully completed interoperability testing between its Stratix IV GT FPGA and the Bandwidth Engine device from MoSys, Inc. in a serial memory application. Stratix IV GT FPGAs leverage the GigaC ... read more

Presto Engineering Becomes IBM Business Partner for RF Testing of SiGe Devices 

February 8, 2011 -- Presto Engineering, Inc., a semiconductor product engineering company, announced today that it has become an IBM Business Partner and has been awarded "Ready for IBM Technology" validation for RF test services. Foundry ... read more

Tensilica Announces Availability of Atlas Reference Architecture Dataplane Processors for a Complete Baseband PHY for LTE, HSPA+ and WiMAX 

February 7, 2011 -- Tensilica, Inc. today announced that all the optimized programmable DPUs (dataplane processing units) of its Atlas Reference Architecture are now available for evaluation. The Atlas Reference Architecture uses the Tens ... read more

HDL Design House Joins the Hellenic Semiconductor Industry Association  

February 7, 2011 -- HDL Design House (HDL-DH) has joined the Hellenic Semiconductor Industry Association (HSIA) as a full member. With this, HSIA and HDL-DH join forces to extend the reach of the association and help advance the high-tech ... read more

Tensilica Announces ConnX BBE64-128 High-Performance DSP IP Core for LTE Advanced 

February 7, 2011 -- Tensilica, Inc. today extended its Baseband Engine (BBE) family with the ConnX BBE64-128, the next-generation architecture for DSP (digital signal processor) IP (intellectual property) cores for SOC (system-on-chip) de ... read more

VIA Technologies Adopts Mentor Graphics Calibre PERC for Critical ESD Checking 

February 7, 2011 -- Mentor Graphics Corp. today announced that VIA Technologies, Inc., a fabless supplier of power-efficient x86 processor platforms, is adopting the Calibre PERC electrical rule-checking product to ensure that elec ... read more

SynthWorks Announces Methodology and Open-Source Packages for Creating Constrained Random Tests in VHDL 

February 7, 2011 -- SynthWorks Design, Inc. has announced its proven VHDL-based constrained-random and coverage-driven random-testbench methodology. At the heart of this methodology are packages for randomization and functional coverage t ... read more

Lattice Announces Five New IP Suites for the LatticeECP3 FPGA Family 

February 7, 2011 -- Lattice Semiconductor Corp. today announced the immediate availability of five new comprehensive intellectual property (IP) Suites to accelerate the design of electronic systems in a variety of industries using the Lat ... read more

CEVA and mimoOn Offer Complete LTE PHY Reference Architectures for UE and eNodeB Applications 

February 7, 2011 -- CEVA, Inc. and mimoOn GmbH, the leading licensor in LTE software implementation for programmable radio platforms, announced today a range of LTE reference architectures based on the CEVA-XC communication process ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  3.187988