Page loading . . .

  
 Category: News: News Archive 2011: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1628 Entries)
NextOp Software Selects Verific Design Automation SystemVerilog 

January 20, 2011 -- Verific Design Automation, Inc. announced today that NextOp Software, Inc. has licensed its software for use with the NextOp assertion-based verification solutions that allow design and verification teams to unc ... read more

Tanner EDA and TowerJazz Announce Qualified Process Design Kit and Reference Flow for 0.18-µm Power-Management Process 

January 19, 2011 -- Tanner EDA and TowerJazz have completed qualification of Tanner EDA's process design kit (PDK) for TowerJazz's 0.18-µm power-management process. This design kit includes symbol libraries for Tanner EDA's S-Edit ... read more

Azuro CTS Adopted by SiBEAM for Complex Multi-Mode SOC Design 

January 19, 2011 -- Azuro, Inc. today announced that SiBEAM, Inc. has adopted Azuro’s clock tree synthesis (CTS) solution.

"CTS has become one of the critical bottlenecks in physical design. It typically takes a l ... read more

AMD Delivers First APU for Embedded Systems 

January 19, 2011 -- Advanced Micro Devices, Inc. (AMD) today announced immediate availability of the new the first Accelerated Processing Unit (APU) for embedded systems. The AMD Embedded G-Series, based on AMD Fusion technology, delivers ... read more

University of Tokyo Picks DOCEA Power to Design NVM Architecture 

January 18, 2010 -- DOCEA Power announced today that its Aceplorer software has been selected by the University of Tokyo to model and optimize power consumption for new non-volatile memory (NVM) designs and architectures as part of a Japa ... read more

Calypto Extends Power Optimization Capabilities with PowerPro 4.1 

January 18, 2011 -- Calypto Design Systems, Inc. today announced the release of PowerPro 4.1, the latest version of the the company's advanced RTL power-optimization product family. 4.1 offers new power-optimization and enhanced-usability ... read more

Sidense Memory IP Qualified at Three GlobalFoundries Processes 

January 18, 2011 -- Sidense Corp. announced today that the company has qualified its OTP (one-time programmable) SiPROM products in three GlobalFoundries CMOS processes: 180nm, 130nm and 65nm. Customers are using Sidense OTP implem ... read more

Realtek Semiconductor Licenses Wide Range of MIPS Technologies Processors 

January 18, 2011 -- MIPS Technologies, Inc. announced today that Realtek Semiconductor Corp. reaffirmed its long-time commitment to the MIPS architecture by licensing a broad range of MIPS32 processor cores. Realtek will use the co ... read more

Rudolph Technologies Collaborates in Advanced Packaging Integration 

January 18, 2011 -- Rudolph Technologies, Inc. a provider of process-characterization equipment and software for wafer fabs and advanced packaging facilities announced today that it will collaborate with a leading process tool supplier an ... read more

Analog Bits to Deliver PLL Products on New 28-nm Low-Power Common Platform Process 

January 17, 2011 -- Analog Bits, Inc. has announced availability of a full design kit for its PLL IP products, supporting the 28-nm Common Platform process of IBM, Samsung and GlobalFoundries. This "zero core area" PLL has been ported to ... read more

IBM and ARM to Collaborate on Advanced Semiconductor Technology for Mobile Electronics 

January 17, 2011 -- ARM and IBM today announced an agreement between the two companies to extend their collaboration on advanced semiconductor technologies to enable the rapid development of next-generation mobile products optimize ... read more

CEA-Leti Ramps Up 300-mm Line Dedicated to 3D-Integration Applications 

January 17, 2011 -- CEA-Leti, a recognized leader in 3D integration R&D, will significantly expand its technology offering this month when it ramps up one of Europe's first 300-mm lines dedicated to 3D-integration applications. By adding ... read more

Cadence Introduces 32/28-nm Low-Power RTL-to-GDSII Silicon Realization Reference Flow for Common Platform Alliance 

January 17, 2011 -- Cadence Design Systems, Inc. today introduced a qualified 32/28-nm reference flow targeting Common Platform technology. Cadence collaborated closely with members of the Common Platform alliance - IBM, GLOBALFOUNDRIES, ... read more

Magma Delivers Hierarchical Reference Flow for the Common Platform Alliance's 32/28-nm Low-Power Process Technology 

January 17, 2011 -- Magma Design Automation, Inc.. today announced the availability of a proven hierarchical RTL-to-GDSII reference flow for the Common Platform alliance's 32/28-nm low-power process technology. This reference flow leverag ... read more

Mentor Graphics Completes Test Chip with IC Implementation Flow for Common Platform 32/28-nm Technology 

January 17, 2011 -- Mentor Graphics Corp. today announced that it has collaborated with the Common Platform Alliance (CPA) members, IBM, GlobalFoundries and Samsung, to design a test chip using its netlist-to-GDSII solution for CPA 32-nm ... read more

NetLogic Microsystems Achieves First Silicon Tape-Out in TSMC's Advanced 28-nm Process 

January 17, 2011 -- NetLogic Microsystems, Inc. today announced that it has developed and taped-out its next-generation silicon in the advanced 28-nm process at TSMC (Taiwan Semiconductor Manufacturing Company). The leading-edge 2 ... read more

STATS ChipPAC Expands Wafer-Level Package Offering with 300-mm Manufacturing in Taiwan 

January 17, 2011 -- STATS ChipPAC, Ltd. today announced the expansion of its wafer-level package (WLP) offering with new 300-mm manufacturing capabilities in Taiwan. The 300-mm WLP operation is synergistically located in Hsin-chu Hsien in ... read more

Synopsys Announces Production-Ready Lynx Design System Optimized for Common Platform 28-nm High-K Metal Gate Technology 

January 17, 2011 -- Synopsys, Inc. today announced that it is delivering a low-power, high-performance system-on-chip (SOC) design solution optimized for the Common Platform alliance (CPA) 28-nm high-k metal gate (HKMG) technology. Based ... read more

x86 and MIPS Applications Processors to Challenge ARM’s Smartphone Market Share 

January 17, 2011 -- ARM-based applications processors currently have a virtual lock on the smartphone market. Traditionally ARM processors have provided the best power efficiency while having comparatively less processing grunt than Intel equiva ... read more

Cosmic Circuits Announces Portfolio of ADC IP Cores for Monitoring Applications 

January 17, 2011 -- Cosmic Circuits Pvt., Ltd. today announced its portfolio of over 30 analog-to-digital converters (ADCs) for monitoring applications. The ADC cores typically used for monitoring applications are available at 8 to 12bits ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  2.84375