Page loading . . .

  
 Category: News: News Archive 2011: Monday, May 20, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1628 Entries)
Avnet Electronics Marketing Launches Global SpeedWay Design Workshops Focused on the Xilinx Spartan-6 FPGA LX9 MicroBoard 

June 7, 2011 -- Avnet Electronics Marketing has announced the launch of a global series of SpeedWay Design Workshops featuring the recently released, low-cost Xilinx Spartan-6 FPGA LX9 MicroBoard. The first leg of this global technical to ... read more

CEVA and Carbon Design Systems Partner to Offer Fast Simulation Models for CEVA DSPs 

June 7, 2011 -- CEVA, Inc. and Carbon Design Systems, Inc. today announced the availability of fast simulation models for CEVA's CEVA-X and CEVA-XC DSP families, reducing hardware and software development time for next-generation s ... read more

Veridae Systems and Mentor Graphics Partner to Accelerate Development, Debug and Verification of FPGAs 

June 8, 2011 –– Veridae Systems, Inc. and Mentor Graphics Corp. are partnering to support a complete FPGA development flow combining Mentor Graphics' Precision Synthesis FPGA design tools and Veridae's Certus or Corus validation an ... read more

Dassault Systemes Adds Design Data Management Capabilities to Synopsys Custom Designer 

June 7, 2011 -- Dassault Systemes announced today the launch of a the ENOVIA DesignSync for Synopsys' Galaxy Custom Designer mixed-signal implementation solution which integrates the design data management (DDM) capabilities of both ENOVI ... read more

Synopsys Honors Shrenik Mehta with 11th Annual Tenzing Norgay Interoperability Achievement Award  Featured

June 8, 2011 -- Synopsys, Inc. announced today that Shrenik Mehta has been awarded Synopsys' 11th annual Tenzing Norgay Interoperability Achievement Award. As chairperson of Accellera from 2005 until 2010, Shrenik guided the organization ... read more

ATopTech Shows Performance Gains in Aprisa and Apogee Physical Design Solutions 

June 8, 2011 -- ATopTech, Inc. will present significant technology additions and performance gains in its Aprisa and Apogee tools at DAC 2011 in San Diego. Aprisa is the company’s complete place and route (P&R) engine, including placement ... read more

Integre Technologies Announces FPGA Cores for Imaging Applications 

June 7, 2011 -- Integre Technologies today announced the release of two new imaging FPGA cores. The IP-CamLink Camera Link Data Processor core and IP-PoCL Power-over-Camera Link core are available for both Altera and Xilinx device familie ... read more

Open-Silicon and Micron Align to Deliver Next-Generation Memory Technology 

June 7, 2011 -- Open-Silicon, Inc. and Micron Technology, Inc. today announced that the companies have entered into an agreement that will enable them to explore opportunities around Micron's recently announced Hybrid Memory Cube ( ... read more

Open-Silicon Collaborates with GlobalFoundries on 28-nm Low-Power Solutions 

June 7, 2011 -- Open-Silicon, Inc. announced today it achieved a key milestone in demonstrating its low-power design capability on GlobalFoundries' 28-nm super low-power (SLP) technology. Utilizing Open-Silicon's PowerMAX and VariM ... read more

Sonics Announces Innovative Design Environment for Accelerating Network-on-Chip Configuration 

June 7, 2011 -- Sonics, Inc. today announced Sonics StudioXE, a system-level design environment for rapid network-on-chip (NoC) configurability. Sonics helps designers accelerate every stage of SOC design, from early architectural explora ... read more

Arteris Joins TSMC Reference Flow 12.0 with Flexnoc Network-on-Chip (NoC) Interconnect IP 

June 8, 2011 -- Arteris Inc. today announced that its Network-on-Chip (NoC) interconnect IP and tools will be available to TSMC customers as part of TSMC Reference Flow 12.0, the foundry's latest design reference flow to enable its ... read more

AWR and LFoundry Introduce 0.15µm RF CMOS Process Design Kit for Analog Office RFIC Design 

June 8, 2011 -- AWR Corp. and Landshut Silicon Foundry GmbH (LFoundry) today announced the availability of a process design kit (PDK) for LF150. LFoundrys LF150 is a modular 0.15µm RF CMOS process, offering up to six levels of alum ... read more

Veridae Systems and Dini Group Team to Accelerate ASIC Verification with a Multi-FPGA Prototyping and Debug Solution 

June 8, 2011 –– Veridae Systems, Inc. and the Dini Group, Inc. have combined Veridae's Certus FPGA Prototyping Suite with the Dini Group's prototyping and I/O hardware to deliver a complete platform for multi-FPGA prototyping and d ... read more

Duolog Collaborates with Cadence to Enable Faster System Realization 

June 6, 2011 -- Duolog Technologies has combined its industry-proven integration platform, Socrates, with Cadence Design Systems, Inc.'s new Cadence System Development Suite, part of the Cadence System Realization offerings, to ena ... read more

Texas Instruments MEMS Brings IR Temperature Measurement to Portable Consumer Electronics 

June 6, 2011 -- Texas Instruments, Inc. (TI) is enabling contactless temperature measurement in portable consumer electronics with the industry's first single-chip passive infrared (IR) MEMS temperature sensor.

The TMP0 ... read more

Vitesse Gigabit Ethernet IP Cores Enable Proliferation of Ethernet Applications 

June 6, 2011 -- Vitesse Semiconductor Corp. today introduced a portfolio of Gigabit Ethernet intellectual property (IP) cores for simple and efficient integration of 10/ 100/ 1000BASE-T functionality into Ethernet IC solutions for consume ... read more

ARM and Synopsys Sign Multi-Year EDA Tools and ARM Cortex-A15 Access Agreements 

June 6, 2011 -- ARM and Synopsys, Inc. have signed an expanded multi-year agreement extending ARM's access to Synopsys' innovative EDA technology. ARM will also provide Synopsys with access to the ARM Cortex-A15 processor to maximi ... read more

Bluespec High-Level Synthesis Toolset Selected by Hitachi 

June 6, 2011 -- Bluespec, Inc. announced today that the Bluespec high-level synthesis toolset for development of system-on--chip (SOC) designs has been selected by Hitachi, Ltd. It will be used for the system design and verification of LS ... read more

Conexant Adopts Target's IP Designer Tool Suite to Build Next-Generation Foundation DSP IP 

June 6, 2011 -- Target Compiler Technologies today announced that Conexant Systems, Inc. has adopted its IP Designer tool suite. Conexant is using IP Designer to design DSP cores in both its audio and imaging product lines. By using IP De ... read more

Cadence Collaborates with TSMC on New 28-nm Flows 

June 6, 2011 -- Cadence Design Systems, Inc. today announced an array of new technologies incorporated into the new TSMC Reference Flow 12.0 and Analog/Mixed-Signal (AMS) Reference Flow 2.0 that ensure 28-nm production readiness.read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  2.953125