Page loading . . .

  
 Category: News: News Archive 2011: Sunday, May 19, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 (1628 Entries)
Target Compiler Technologies Unveils New Tool-Suite for Multicore SOC Design 

June 6, 2011 -- Target Compiler Technologies today announced the upcoming release of a new tool-suite supporting the design of heterogeneous multicore systems-on-chip (SOCs). The tool-suite, which is called MP Designer, supports key desig ... read more

Concept Engineering's NLVIEW Visualization Engine Adopted by Calypto Design Systems 

June 6, 2011 -- Concept Engineering GmbH and Calypto Design Systems, Inc. have renewed an existing OEM agreement, allowing Calypto to integrate and use Concept Engineering's Nlview automatic schematic generation and viewing softwar ... read more

Sonics to Support Phase Two of AMBA 4 Specification 

June 6, 2011 -- Sonics, Inc. today announced that it will support AMBA 4 AXI Coherency Extensions (ACE), the second phase of the AMBA 4 protocol unveiled this week at the Design Automation Conference (DAC) in San Diego. Phase ... read more

Sidense to Offer Antifuse OTP Supporting 1.8-V I/O in 40-nm and 28-nm Process Nodes 

June 6, 2011 -- Sidense Corp. announced that it is the first IP provider to offer antifuse-based memory products supporting 1.8-V I/O at 40-nm and 28-nm process nodes.

Extending its OTP offering from 3.3V and 2.5V down t ... read more

Methodics Unveils Next-Generation SOC Management Platform 

June 6, 2011 -- Targeting the escalating design data and IP management issues related to advanced system-on-chip (SOC) design, Methodics LLC, today announced the latest version of its SOC Management Platform solution. The stan ... read more

Magma Announces Silicon One Initiative 

June 6, 2011 -- Magma Design Automation, Inc. today launched Silicon One, an initiative intended to bring focus to making silicon profitable by providing differentiated solutions and technologies that address business imperatives facing s ... read more

Magma Announces Reference Flow for GlobalFoundries' 28-nm Low-Power Technology 

June 6, 2011 -- Magma Design Automation, Inc. today announced the availability of a netlist-to-GDSII reference flow for GlobalFoundries' 28-nm super low-power (SLP) high-k metal-gate (HKMG) technology.

This sign-o ... read more

Magma Announces Availability of Titan Analog Design Kit for TSMC 180/65-nm Nodes 

June 6, 2011 -- Magma Design Automation, Inc. today announced immediate availability of the Titan Analog Design Kit for TSMC 180-nm and 65-nm processes, that implements Titan's model-based design methodology with Titan FlexCells, w ... read more

Magma and Fraunhofer IIS Partner to Accelerate Analog Implementation 

June 6, 2011 -- Magma Design Automation, Inc. today announced a partnership with Fraunhofer Institute for Integrated Circuits IIS, developer of microelectronic systems and devices, to develop process-independent Titan FlexCell mode ... read more

imec and Cadence Deliver Automated Solution for Testing 3D Stacked ICs 

June 6, 2011 -- imec and Cadence Design Systems,Inc. today announced new technology that delivers an automated test solution for design teams deploying 3D stacked ICs (3D-ICs). This IMEC/ Cadence collaboration provides the design-f ... read more

GlobalFoundries Selects Infinisim RASER to Quantify On-Chip-Variation of Its 28-nm Technology Qualification Vehicle Designs 

June 6, 2011 -- Infinisim, Inc. announced today that has selected Infinisim's flagship verification product, RASER, to use for validation of on-chip-variation (OCV) models derived from its 28-nm Technology Qualification Vehicles ( ... read more

Cadence Accelerates Development of Multiprocessor Mobile Devices with New ARM ACE Verification IP 

June 6, 2011 -- Cadence Design Systems, Inc. today announced the immediate availability of verification IP (VIP) for ARM's new AMBA 4 Coherency Extensions protocol (ACE), extending its VIP catalog and speeding the development of mu ... read more

Cadence Extends IP Offering; Collaborates with TSMC via Open Innovation Platform 

June 6, 2011 -- Cadence Design Systems, Inc. today announced a close collaboration with TSMC that will extend its interface IP offering. For years, the Cadence design services team has worked with TSMC to deploy designs integrating ... read more

Mentor Graphics Provides Calibre Verification and Tessent Test Solutions for 3D-IC in TSMC Reference Flow 12 

June 6, 2011 -- Mentor Graphics Corp. has announced support for 3D-IC in TSMC's Reference Flow 12.0 (RF12). Solutions for both silicon interposer and through silicon via (TSV) stacked die configurations are now supported by the Cal ... read more

Oasys Design Systems Adds DFT Capabilities to Chip Synthesis 

June 6, 2011 -- Oasys Design Systems has announced that its Chip Synthesis platform, in use in production environments, now includes design-for-test (DFT) capabilities, further extending the speed and capacity of Oasys' RealTime Designer ... read more

Mentor Graphics Announces Common Embedded Software Development Platform Development from Virtual Prototypes to Hardware Emulation and Boards 

June 6, 2011 -- Mentor Graphics Corp. today announced a unified embedded software debugging platform, from pre-silicon to final product, based on the integration of the Mentor Embedded Sourcery CodeBench embedded software development tool ... read more

DOCEA Power Enhances "What-If" Power Analysis and Optimization 

June 6, 2011 -- DOCEA Power will introduce and show an enhanced version of its flagship software product, Aceplorer 2.3, with a synthetic view for capturing the power architecture of complex designs at the 48th Design Automation Conference (DAC) ... read more

Mentor Graphics Addresses 28nm and 3D-IC Requirements in TSMC Reference Flow 12 

June 6, 2011 -- Mentor Graphics Corp. has announced the inclusion of Mentor system and IC design and implementation for TSMC's Reference Flow 12 targeting the TSMC 28-nm process technology. New Mentor capabilities in the TSMC Refer ... read more

MunEDA WiCkeD Supports TSMC AMS Reference Flow 2.0 for 28nm 

June 6, 2011 -- MunEDA GmbH has announced that TSMC has included MunEDA's WiCkeD circuit-analysis environment in TSMC's AMS Reference Flow 2.0, one of the critical components in TSMC 28-nm design infrastructure. WiCkeD covers a wid ... read more

New AMBA 4 Specification Optimizes Coherency for Heterogeneous Multicore SOCs 

June 6, 2011 -- ARM today announced the latest AMBA 4 interface and protocol specification featuring the AMBA 4 AXI Coherency Extensions (ACE). The AMBA 4 ACE specification enables system-level cache coherency across clusters of multicore ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.600  2.84375