Page loading . . .

  
 Category: News: News Archive 2012: Sunday, May 19, 2013
Triad Semi Introduces Three New Via-Configurable ASIC Arrays  
 Printer friendly
 E-Mail Item URL

February 2, 2012 -- Triad Semiconductor, Inc. today announced the availability of a family of three new mixed-signal via-configurable arrays (VCAs). The new arrays, VCA-3, VCA-5, and VCA-8 are the smaller siblings to VCA-6. VCA-6 is Triad's million-gate plus mixed-signal via-configurable array.

These new VCAs all share the same type of high-performance analog and digital configurable circuits as VCA-6. These new smaller arrays are ideal for cost-optimized mixed-signal applications that can benefit from single-chip integration. This family of arrays (VCA-3, 5, 6 and 8) is fabricated on IBM's 180-nm RF-CMOS process (7RF) providing cost-effective, high-precision mixed-signal solutions. Fabricated in North America, these arrays are ideal for commercial applications and can support a full ITAR-compliant flow as needed for defense applications.

Technical highlights

The VCA-3, VCA-5, and VCA-8 family of devices share similar analog and digital resources. The arrays provide a range of analog and digital capabilities with VCA-3 being the smallest of the new arrays while VCA-5 and VCA-8 have similar die sizes with different mixes of analog and digital resources to better match a range of design requirements. This spread of capabilities lets designers match their high-performance, mixed-signal requirements to exactly the VCA that best fits their needs thereby optimizing cost, package size and power consumption.
  • VCA-3 - 28 single-ended amplifiers, 16 fully-differential amplifiers, 17.9Mohms of resistance, 3,030 resistors, 625pF of capacitance, 4,037 capacitors, 334 PFETs, 339 NFETs, 81 PNP BJTs, 744 switches, resistive DAC tile, 56,700 ASIC gates, 83kbits of dual-port SRAM, 144kbits of via-ROM, 124 configurable I/O.
  • VCA-5 - 32 single-ended amplifiers, 8 fully-differential amplifiers, 21.54M ohms of resistance, 2,996 resistors, 615pF of capacitance, 4,250 capacitors, 525 PFETs, 534 NFETs, 81 BJTs, 528 switches, 5 current steering DAC tiles, resistive DAC tile, 100,800 ASIC gates, 147Kbits of dual-port SRAM, 192Kbits of via-ROM, 160 configurable I/O.
  • VCA-8 - 28 single-ended amplifiers, 12 fully-differential amplifiers, 15.9M ohms of resistance, 2,582 resistors, 543pF of capacitance, 3,469 capacitors, 270 PFETs, 275 NFETs, 648 switches, resistive DAC tile, 151,200 ASIC gates, 221Kbits of dual-port SRAM, 288Kbits of via-ROM, 160 configurable I/O.
All of the analog and digital resources are arranged into tiles. A single Via-Only mask layer change configures and interconnects these analog and digital resources into a wide range of mixed-signal circuits. If the design can be conceived of as an interconnection of op-amps, resistors, capacitors, logic and memory then the design can be implemented on a Triad VCA. As with all Triad VCAs, a wide variety of package options can be supported to best match system requirements. An ITAR-compliant design and manufacturing flow coupled with an expansive packaging offering makes these VCAs a good choice as an end-of-life (EoL) or obsolescence re-design solution. Older FPGA, FPGA plus analog, and EOL ASICs can be replaced quickly and inexpensively with these VCA solutions.

Go to the Triad Semiconductor, Inc. website to find additional information.

E-mail Triad Semiconductor, Inc. for more information.

Read more about
Triad Semiconductor, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, structured ASICs, Triad Semiconductor, via-configurable arrays (VCAs)
601/37687 2/2/2012 214 50


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875