Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, June 18, 2013
MathWorks Announces Release 2012a of the MATLAB and Simulink Product Families  
 Printer friendly
 E-Mail Item URL

March 2, 2012 -- MathWorks, Inc. today announced Release 2012a (R2012a) of its MATLAB and Simulink product families. New in this release are the introduction of HDL Coder, which generates HDL code from either MATLAB or Simulink for prototyping and implementation on FPGAs or ASICs, and the launch of HDL Verifier, which replaces EDA Simulator Link and adds Altera FPGA hardware-in-the-loop support. R2012a also updates 77 other products, including Polyspace embedded software verification products.

For MATLAB, R2012a highlights include:
  • MATLAB - Unified functions for 1-D, 2-D, and 3-D numerical integration and improved performance of basic math and interpolation functions.
  • MATLAB Compiler - MATLAB Compiler Runtime (MCR) available for download, simplifying distribution of compiled applications and components.
  • Image Processing Toolbox - Automatic image registration using intensity metric optimization
  • Statistics Toolbox - Enhanced interface for fitting, prediction, and plotting with linear, generalized linear, and nonlinear regression.
  • System Identification Toolbox - Identification of continuous-time transfer functions.
  • MATLAB Coder - Code generation from user-defined System objects and automated generation of dynamic shared libraries.
  • Computer Vision System Toolbox - Viola-Jones object detection, MSER feature detection, and CAMShift tracking.
  • Communications System Toolbox - USRP radio support, LTE MIMO channel models, and GPU support for LDPC, turbo decoder, and other algorithms.

R2012a highlights for Simulink include:
  • Simulink - Ability to run models directly from Simulink on target hardware including LEGO MINDSTORMS NXT and BeagleBoard.
  • Embedded Coder - AUTOSAR 4.0 compatibility, reduced data copies, and linking of code generation reports with Simulink Web views.
  • SimMechanics - Second-generation multibody modeling and simulation technology with new 3-D visualization.
  • Real-Time Windows Target - Real-time execution of models in Windows using Simulink Normal mode.

Availability

Release 2012a is available immediately and is being provided to users worldwide with current subscriptions to MathWorks Software Maintenance Service for immediate installation.

Go to the MathWorks, Inc. website to find additional information.

Read more about
MathWorks, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, simulation, simulators, MathWorks, MATLAB, Simulink
601/37974 3/2/2012 484 76
Designer's Mall
4th Of July countdown banner
0.3828125



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875