Page loading . . .

  
 Category: News: News Archive 2012: Monday, May 20, 2013
Aizyc Technology Introduces USB 3.0 Device IP with USB 3.0-to-Gigabit Ethernet Application  
 Printer friendly
 E-Mail Item URL

March 5, 2012 -- Aizyc Technology Pvt., Ltd has announced the availability of its USB3.0 IP Core. The IP core is available with an evaluation platform that has been tested with multiple industry-standard PHY's. The platform consists of a fully implemented production-worthy USB3.0-to-Gigabit Ethernet design that is class specific and operates driver-free on windows OS.

Aizyc's USB3.0 Device IP comes with AMBA AXI and AHB or custom DMA interfaces as required. The ready-to-go gigabit Ethernet-over-USB3.0 solution offers develpers the opportunity to verify the IP at an application level. It lets developers to realize the real world performance of the controller and develop custom applications.

IP is complaint to USB 3.0 specifications and backward compatible with USB2.0 specifications using Aizyc's own USB2.0 device controller or any 3rd party controller. Aizyc also assists its customers in getting the end-products certified.

Availability

The USB3.0 IP is now available for licensing. Developers can purchase the evaluation platform for $5,000 to test the IP before committing to a license purchase.

Along with encrypted verilog RTL code, constraint randomized test suite, Aizyc will also provide high-quality integration documentation. Customer's needing more support can bundle their purchase with 4 weeks of on-site integration support across the globe.

Go to the Aizyc Technology Pvt., Ltd. website to find additional information.

E-mail Aizyc Technology Pvt., Ltd. for more information.

Read more about
Aizyc Technology Pvt., Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Universal Serial Bus, Superspeed USB, Aizyc Technology
601/38008 3/5/2012 562 80


Designer's Mall
0.3945313



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4570313