Page loading . . .

  
 Category: News: News Archive 2012: Saturday, May 25, 2013
Arasan Chip Systems First to Market with MIPI D-PHY Rev 1.1-Compliant PHY IP  
 Printer friendly
 E-Mail Item URL

March 8, 2012 -- Arasan Chip Systems, Inc. has announced the availability of its upgraded MIPI D-PHY IP Core, the latest addition to its PHY portfolio.

On December 16, 2011 the MIPI Alliance board approved version 1.1 of the D-PHY specification, which defines the physical layer support of up to 1.5Gbps per data lane. Arasan has already taped out a D-PHY 1.1 implementation in a 40-nm process, with full support of 1.5-Gbps data rates on each of the four data lanes. This level of throughput allows, for example, tablet and panel designers to combine the D-PHY with Arasan's MIPI DSI cores to achieve QXGA resolutions at 60fps and QSXGA at 30 frames/sec.

Meeting D-PHY specifications at 40nm and below often presents a challenge. At 40nm, for example, the core supply voltage may be limited to 1.1V, which is the minimum allowed for the D-PHY to operation in Low Power (LP) mode. The nominal voltage required for the D-PHY to operate in LP mode is 1.2V, which may not be available.

Arasan has responded to this challenge by providing designers three choices. One is to provide an extra power pin for a dedicated 1.2-V supply to be provided from an external source on the PCB. The second is to allow the native 1.1 core voltage to drive the D-PHY in LP mode which, if ensured by the designer to be the minimum available at all times, will maintain a functional link. The final option is to use an Arasan supplied LDO that steps down a 1.8/ 2.5/ 3.3-V external supply to the nominal 1.2V required by the specification. This alternative comes with a small area overhead.

The Arasan D-PHY IP core is fully compliant to the D-PHY specification version 1.1. It supports the MIPI Camera Serial Interface (CSI-2) and Display Serial Interface (DSI) protocols using the standard MIPI PPI interface. It is a universal PHY that can be configured as a transmitter, receiver or transceiver with built-in test features. The D-PHY consists of an analog front-end to generate and receive the electrical level signals, and a digital back-end to control the I/O functions.

Availability

Arasan's MIPI D-PHY IP Core is available immediately for licensing, including GDS-II for a variety of foundry processes, Verification IP, all physical integration support files, and documentation.

Go to the Arasan Chip Systems, Inc. website to find additional information.

E-mail Arasan Chip Systems, Inc. for more information.

Read more about
Arasan Chip Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Mobile Industry Processor Interface, MIPI, Arasan Chip Systems,
601/38041 3/8/2012 488 66


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.453125