Page loading . . .

  
 Category: News: News Archive 2012: Friday, May 24, 2013
GOEPEL electronic Joins ARM Connected Community  
 Printer friendly
 E-Mail Item URL

March 8, 2012 -- GOEPEL electronic GmbH announced that it is a new member in the ARM Connected Community. As part of the ARM Connected Community, GOEPEL electronic will gain access to a full range of resources to help it market and deploy solutions that will enable developers to get their ARM-powered products to market faster.

"Using our VarioTAP technology, ARM architecture applicants can combine emulation tests with boundary scan tests, high-speed programming and PLD programming based on a single multivalent system platform. That means an increase in efficiency as well as cost reduction," says Stefan Meissner, PR Manager with GOEPEL electronic.

GOEPEL electronic's VarioTAP emulation technology supports a wide range of ARM cores. In completed customer projects in telecommunication and multimedia, they enable a significant increase in fault coverage as well as Flash programming speed. The VarioTAP IP-models for ARM architecture have been constantly extended to be used for all implementations of these cores into MCUs of chip providers. A multitude of possible configurations including multi-processor and multi-core applications are supported. The adaptive-streaming technology of the TAP signals allows emulation tests to be executed in parallel or interactively to boundary scan tests within a test program.

Go to the GOEPEL electronic GmbH website for details.

E-mail GOEPEL electronic GmbH for more information.

Read more about
GOEPEL electronic GmbH
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, boundary scan, JTAG, emulators, emulation, ARM-based microcontrollers, MCUs, ARM-based microprocessors, MPUs, IP, intellectual property, cores, GOEPEL electronic, VarioTAP
601/38046 3/8/2012 471 65


Designer's Mall
0.453125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4833984