Page loading . . .

  
 Category: News: News Archive 2012: Wednesday, June 19, 2013
Xylon Releases logiMLB IP Core Based on Licensed SMSC's MediaLB Technology  
 Printer friendly
 E-Mail Item URL

March 13, 2012 -- Xylon has released the logiMLB Media Local Bus Interface IP core based on the licensed from SMSC. The logiMLB IP core implements the MediaLB inter-chip communication interface in Xilinx FPGAs and enables an efficient transport of multimedia data through SMSC's Intelligent Network Interface Controllers (INICs) onto a Media Oriented System Transport (MOST) network.

MOST technology is a de facto industry standard for automotive multimedia networking of high-bandwidth audio, video and control information or network data. Its capability to run high- speed data over a single optical fiber or twisted-pair wire, which efficiently eliminates the need for complex wiring distributed around the vehicle, established MOST as preferred networking choice of many automakers.

The logiMLB Media Local Bus Interface IP Core complies with the latest MLB Specification version 4.2, and works with all MOST network generations (MOST25/ MOST50/ MOST150). It supports a 3-pin single-ended MediaLB connection with up to 1024xFs, and a 6-pin differential connection with up to 4096xFs. The logiMLB provides internal buffering and support for up to 63 TX and RX channels and supports all MOST network data types, including the new isochronous data type introduced by the MOST150, which enables integration of Internet-based services with the multi-media systems within the car.

Automotive systems based on FPGA technology provide an unmatched flexibility and connectivity, and high computing performances due to inherent parallel processing. These features are of key importance for emerging driver assistance systems which use multiple high-resolution camera sensors. The logiMLB can assure a seamless connection of video sensor data to the FPGA, high-speed processing and transfer to the main vehicle's multimedia network. Multiple logiMLB instances within a single Xilinx FPGA chip can support various network topologies (ring, daisy-chain and star), easy interfacing with standard embedded processors or bridging between different networks.

Availability

Currently supported Xilinx device family is the Spartan-6, including Xilinx Automotive (XA) Spartan-6, with support for other Xilinx FPGA device families planned for the next year.

The logiMLB IP core's deliverables includes encrypted VHDL source files prepared for Xilinx Platform Studio (XPS) and the EDK and IP core's device drivers for interfacing with the MOST NetServices Application Programming Interface (API). Xylon offers flexible licensing options.

Go to the Xylon website to find additional information.

E-mail Xylon for more information.

Read more about
Xylon
and
SMSC
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Xylon, SMSC Media Local Bus (MediaLB) technology
601/38077 3/13/2012 499 73
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.484375