Page loading . . .

  
 Category: News: News Archive 2012: Monday, May 20, 2013
Cadence Announces Support for New Interface Verification IP for Development of Cloud Infrastructure  
 Printer friendly
 E-Mail Item URL

March 26, 2012 -- Cadence Design Systems, Inc. has announced that it is adding support for two popular protocol standards used in cloud computing applications, 12-Gbps SAS and NVM Express, to the Cadence verification IP (VIP) catalog. Some of the standards vital to cloud computing that are a part of the Cadence VIP catalog include:
  • 12-Gbps SAS - A new addition to the Cadence VIP catalog, 12-Gbps SAS is an enhanced protocol for connecting storage systems, delivering the massive data content required by the cloud.
  • NVM Express - Also a new addition to the Cadence VIP catalog, NVMe is a storage protocol for connecting drives and controllers, unlocking the huge I/O potential of solid state drives.
  • Ethernet 40G/100G - These emerging high-speed-networking standards are critical components to support the growing demands of network fabrics and virtualization.
  • DDR4 - This high-performance, next-generation memory interface offers 2X higher performance and 40% lower power consumption than DDR3.
  • LRDIMM - Compared to previous RDIMM generations, LRDIMM provides up to 3X the server memory capacity while maintaining the same loading.

"To get to market quickly with lower integration risk, AppliedMicro chose Cadence verification IP architected for seamless integration into our advanced SystemVerilog design and verification methodology," said Amal Bommireddy, Vice President of Engineering at AppliedMicro. "Cadence's products' performance and integration gives us confidence that our end-products will properly interoperate with these industry standard interfaces."

"12-Gbps SAS is the latest evolution of the SAS standard poised to deliver enterprise-class storage to a variety of cloud and data center environments," said Harry Mason, Director of Industry Marketing, LSI, and President of STA. "By doubling the data transfer rate, 12-Gbps SAS improves the cost/ performance density of SAS interconnects and enables higher degrees of capacity scaling. Pre-silicon verification capabilities, such as those offered by Cadence with its VIP products, are critical to the SAS ecosystem and reinforce the interoperability required of these pervasive storage interconnects."

Go to the Cadence Design Systems, Inc. website to find additional information.

Read more about
Cadence Design Systems, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, verification IP, intellectual property, cores, SAS, NVM Express, EDA, EDA tools, electronic design automation, cloud computing, Cadence Design Systems,
601/38126 3/27/2012 504 79


Designer's Mall
0.921875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  1.046875