Page loading . . .

  
 Category: News: News Archive 2012: Wednesday, June 19, 2013
Triad Semiconductor and Mentor Graphics Announce Low Cost Mixed-Signal Design with ViaDesigner  
 Printer friendly
 E-Mail Item URL

March 26, 2012 -- Triad Semiconductor, Inc. and Mentor Graphics Corp. today announced a new approach to low-cost, mixed-signal IC design with the introduction of ViaDesigner. This offering enables new IC development in two to six months, allows respins in less than four weeks, and can radically reduce the cost and risk typically associated with custom mixed-signal IC design.

ViaDesigner is a new EDA tool that lets system-level engineers, who have no previous IC design experience, design their own mixed-signal configurable ASICs. This new approach to IC design is built on comprehensive system-level design technology from Mentor Graphics and Triad's intelligent ViaASIC library wizards. Triad Semiconductor is a supplier of low-cost mixed-signal via-configurable arrays, known as ViaASICs.

The foundation for ViaDesigner is the SystemVision design environment by Mentor Graphics, which seamlessly merges design capture, Spice simulation, digital simulation, and high-level VHDL-AMS behavioral modeling into a unified design flow. Triad's ViaDesigner tunes and extends the SystemVision environment by adding a set of ViaASIC library wizards that help the user design sophisticated mixed-signal circuits while freeing the designer from the tedium and expertise required of full-custom IC layout. ViaDesigner output is mapped to a ViaASIC utilizing Triad's ViaPath mixed-signal aware place-and-route software.

ViaDesigner, coupled with ViaASIC technology, provides designer's with a low-cost way to combine precision analog functions, data converters, ARM processors, custom digital logic, non-volatile memory and power management into their own optimized ICs.

"Full custom mixed-signal IC design will always be hard work and quite frankly looks a bit like magic," says Jim Kemerling, Triad CTO. "The beauty and power of ViaDesigner is that we've captured decade's worth of custom IC design know-how into ViaASIC library wizards, freeing system-level designers from many of the low-level chip design issues."

ViaDesigner supports designing at high levels of abstraction to greatly speed the development process. ViaDesigner wizards guide the user through the realization of low-level IC elements, such as matched resistors, capacitors, switches, op-amps, etc., without forcing the user to be an expert in device physics or a particular foundry's full-custom design rules. Triad's own IC designers focus on the details of full-custom best practices and then make well-behaved IC resources available to their customers for easy selection and configuration of custom ICs through ViaDesigner wizards. In essence, Triad's new ViaDesigner offering lets system engineers design their own custom ICs in a simplified process that is very much like designing a printed circuit board circuit out of discrete components.

Go to the Triad Semiconductor, Inc. website to find additional information.

E-mail Triad Semiconductor, Inc. for more information.

Read more about
Triad Semiconductor, Inc.
and
Mentor Graphics Corp.
on SOCcentral.com


Keywords: structured ASICs, mixed-signal IC design, EDA, EDA tools, electronic design automation, Mentor Graphics Triad Semiconductor, ViaDesigner, ViaASIC library
601/38142 3/27/2012 367 67
Designer's Mall
4th Of July countdown banner
0.40625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.453125