Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, June 18, 2013
Altera Launches Design Services Network Program  
 Printer friendly
 E-Mail Item URL

March 27, 2012 -- Altera Corp. today announced the launch of its Design Services Network (DSN) program to help customers accelerate FPGA design productivity and innovation through a global network of Altera-qualified design experts. The DSN program helps customers find the right expertise to design and develop products using Altera technology.

The Design Services Network evolved out of Altera's existing Certified Design Center (CDC) and Altera Consultants Alliance Program (ACAP) which collectively had 144 members in 33 countries. By combining these programs into a single program, Altera customers can more easily identify and engage with design service providers based on their specific project needs. Further, the program gives members streamlined access to Altera tools, IP, development kits and product knowledge to offer customers more efficient support. The program is expanding globally to provide customers with more timely and local design support for a range of services from feasibility studies and device selection to architecture development and system-level product design.

DSN members go through a qualification process to ensure they have experience designing with Altera products, tools and IP, as well as differentiated application or technology expertise before they are invited to join the program.

Go to the Altera Corp. website to find additional information.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, IP, intellectual property, cores, Altera,
601/38143 3/28/2012 1088 91
Designer's Mall
4th Of July countdown banner
0.3896484



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875