Page loading . . .

  
 Category: News: News Archive 2012: Thursday, May 23, 2013
Altera and Eutecus Provide FPGA-Based Video Analytics Solution for Multi-Channel D1 Resolution Video Surveillance Systems  
 Printer friendly
 E-Mail Item URL

April 16, 2012 -- Altera Corp. today announced a new four-channel, standard-definition (SD) video-analytics solution targeting digital video recorders (DVRs) and network video recorders (NVRs) for surveillance systems.Jointly developed with Eutecus, Inc. Altera's latest video-analytics solution allows developers to analyze four D1 480p/30fps (frames-per second) video channels simultaneously using a single FPGA. Users can quickly and cost-effectively add this capability to their existing SD surveillance investment without having to purchase new cameras with integrated analytics.

Altera's video-analytics solution includes a low-cost, low-power Cyclone IV FPGA and Eutecus' Multi-Core Video Analytics Engine (MVE) intellectual property (IP) core, which performs the analytics functions in the FPGA. Compared to a DSP or traditional server-based approach, this solution lets designers reduce cost by replacing multiple DSP processors with a single FPGA while lowering power consumption to under 3W. Altera's FPGA-based video-surveillance solution is ideal for those designing a wide variety of applications, including banking, education, city, industrial, government and traffic-surveillance systems.

This FPGA-based video-analytics solution is flexible and lets designers customize their own video surveillance systems. The Eutecus' MVE IP combines massively parallel algorithms and specialized multi-core coprocessors with multiple Altera Nios II cores integrated into a Cyclone IV FPGA. The solution comes with a software GUI that lets designers customize the event-detection parameters and rules for their specific applications. The Eutecus' IP includes an application programming interface (API) that interfaces with a customer's video-management systems or can be used to develop custom GUI solutions.

"Altera's Cyclone IV FPGA and its Quartus II software environment offer the ideal modular design environment for Eutecus' new generation of MVE solutions," said Csaba Rekeczky, CEO and President of Eutecus. "Video-analytics customers can take advantage of the close cooperation between our companies for both single-channel IP camera and multi-channel DVR/ NVR products by leveraging Eutecus' modular, flexible and scalable IP cores and Altera's low-cost, low-power, customizable FPGAs."

Altera's portfolio of low-cost, low-power video surveillance solutions target both high-definition (HD) and standard-definition (SD) resolution systems. In 2011, Altera and Eutecus introduced the first FPGA-based video-analytics solution capable of delivering the processing power required for full HD 1080p/30fps real-time video processing. Using the same processing engine, the two companies were able to quickly customize the HD engine for four-channel D1 resolution systems servicing additional customer requirements for a lower-resolution, multiple-channel solution.

Availability

Both the four-channel D1 video-analytics solutions and the 1080p HD video-analytics solutions are available today through Altera. Altera offers a single-vendor source model for the overall video analytics solution. The IP and FPGA can be purchased directly from Altera, which simplifies the development of a video surveillance system significantly. The purchasing model eliminates the need to work with multiple vendors for licensing fees, NRE charges, or royalties.



Go to the Altera Corp. website to find additional information.

E-mail Altera Corp. for more information.

Read more about
Altera Corp.
and
Eutecus, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, video processing, Altera, Eutecus,
601/38258 4/16/2012 432 53


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875