Page loading . . .

  
 Category: News: News Archive 2012: Wednesday, June 19, 2013
Enhanced Xilinx Real-Time Video Engine Accelerates Path to Production for Next-Generation Video-Processing Equipment  
 Printer friendly
 E-Mail Item URL

April 16, 2012 -- Xilinx, Inc. today announced at the National Association of Broadcasters Show (NAB), that its Real-Time Video Engine (RTVE) reference design now allows equipment makers to leverage Xilinx video processing LogiCORE IP cores for quick implementation of video processing-intensive designs.

The RTVE enables AMBA AXI-4 interconnects and directly supports Kintex-7 FPGA devices to power the next generation of multiviewers while accelerating the path to production for OEMs and broadcast equipment designers. Kintex-7 FPGAs are 28-nm devices which deliver more than twice the computational power at half the power consumption as compared with previous generations of FPGAs.

The RTVE free source code reference design, built with industry expert and Certified Xilinx Alliance Program Member OmniTek initially for Virtex-6 and Spartan-6 FPGAs, is a critical tool for broadcast equipment engineers developing products used in the acquisition, contribution, and distribution broadcast networks (ACDC) as well as in consumption applications like consumer digital televisions.

"Xilinx is the leader in programmable logic devices and we are the leader in productizing electronic designs for the broadcast and post production industries," said Roger Fawcett, Managing Director of OmniTek. "We're working together on these reference designs to provide broadcast engineers with distinct platforms that accelerate design production, reduce overall bill-of-material (BoM) costs through system integration into fewer devices which lowers power consumption."

The RTVE is best suited for broadcast switchers, broadcast routers, multi-viewers and display systems, all of which are undergoing intense development with industry and consumer demands for ever higher definition video and the resulting bandwidth and processing implications.

The improved RTVE reference design adds the ability to now process two video pipelines, features a web-based GUI, and improves video quality with the following enhancements:

  • 10-bit video data path (VDP) with 4:4:4 processing.
  • OmniTek chroma resampler.
  • OmniTek color correction matrix (CCM).
  • Support for native RGB processing.
  • New interlacer function.

Availability and Pricing

The Broadcast Real-Time Video Engine (RTVE) reference design is available under a no fee license from Xilinx. The RTVE for Virtex-6 and Spartan-6 FPGA implementations are currently available. The Kintex-7 FPGA RTVE will be available for download in May 2012.



Go to the Xilinx, Inc. website to find additional information.

Read more about
Xilinx, Inc.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, LogiCORE IP, intellectual property, cores, video processing, Xilinx, Real-Time Video Engine (RTVE),
601/38261 4/16/2012 413 53
Designer's Mall
4th Of July countdown banner
0.390625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.46875