Page loading . . .

  
 Category: News: News Archive 2012: Saturday, May 25, 2013
Mentor Graphics Launches Next Generation Veloce2 Emulation Platform with VirtuaLAB Capabilities  
 Printer friendly
 E-Mail Item URL

April 25, 2012 -- Mentor Graphics Corp. has announced the availability of the Veloce2 platform, the next-generation of emulation solutions for the verification of electronic system and system-on-chip (SOC) designs. Built to accommodate up to two billion gate designs, the Veloce2 platform delivers twice the performance, twice the capacity and four times productivity gain in the same footprint and power consumption as the first-generation Veloce platform.

In addition, a new concept called Veloce VirtuaLAB gives verification engineers access to easy-to-use, software-based peripherals, connected to the Veloce platform, which provide a "virtual lab" environment to verify complex electronics systems including the embedded software and the SOCs that make up the system prior to first silicon availability.

Veloce2 is built upon the totally new, full-custom emulation IC, Crystal2, developed from the ground up by Mentor. Delivering fast compile, full debug visibility, and advanced memory modeling, Crystal2 is at the heart of the Veloce2 platform's performance and capacity gains. The Crystal-based Veloce architecture is highly scalable with impressive performance and capacity gains in the same physical footprint and power signature.

The Veloce2 software suite is backward compatible with first-generation Veloce emulators, boosting the productivity of current Veloce users and preserving their investment while extending the useful life of their Veloce hardware. Future generations of Veloce will adhere to this common software philosophy, making Veloce emulators a sound long-term investment.

The Veloce VirtuaLAB builds on the emulator's ability to run hardware designs written in RTL at megahertz speeds. By integrating RTL models of key peripherals such as USB, Ethernet, PCIe and the like, the Veloce VirtuaLAB is able to create a full target environment that lets developers validate both the hardware and embedded software, before any hardware is manufactured. Because the Veloce VirtuaLAB is entirely software-based, it is easily replicated to support multiple software and hardware developers simultaneously.

Previously, system developers had to connect physical peripherals to the emulator via hardware speed adaptors, making the process cumbersome and expensive to support multiple users simultaneously. In effect, Veloce VirtuaLAB takes the emulator out of the lab environment and moves it into a data center environment where the resource can be shared across multiple projects and geographies. Veloce VirtuaLAB peripherals are available for most popular protocols, such as multimedia video/ audio standards, Gigabit Ethernet, USB, PCI Express, SATA, and SAS with more to come.

The fourfold productivity increase of Veloce2 in concert with VirtuaLAB peripherals provides an ideal environment for software and hardware engineers to verify the embedded software and SoC components of a variety of products such as high-end CPUs, network switches/ routers, digital set-top boxes, tablet PCs, netbooks, smartphones, digital cameras and other electronic products.

Availability

The Veloce2 platform and Veloce VirtuaLAB are available immediately, and are currently deployed in production-worthy validation flows at multiple customer sites.



Go to the Mentor Graphics Corp. website to find additional information.

Read more about
Mentor Graphics Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, emulators, emulation, Mentor Graphics, Veloce VirtuaLAB, Crystal2
601/38320 4/26/2012 248 37


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.453125