Page loading . . .

  
 Category: News: News Archive 2012: Sunday, May 19, 2013
Elecard Announces UpScaler IP Core for Design and Development of Video-Output Devices  
 Printer friendly
 E-Mail Item URL

April 30, 2012 -- Elecard Devices has announced the release of Elecard UpScaler IP Core, a functional unit which is designed for image-resolution upscaling (zooming) in the process of image output at the display device. Scaling coefficient can be set to any value.

A unique algorithm implemented in Elecard UpScaler IP Core provides better picture quality in comparison with bicubic and bilinear interpolation methods. When scaling the video up 2 or more times, PSNR image quality metrics are 6dB to 8dB higher than bilinear interpolation metrics and 0.5dB to 1dB higher than bicubic one.

System-on-chip developers will appreciate the product's compactness and high efficiency. For example, it is possible to scale video up to 4K resolution even with performance provided by a low-priced FPGA.



Go to the Elecard Devices website to find additional information.

Read more about
Elecard Devices
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, UpScaler IP cores, Elecard Devices
601/38347 4/30/2012 375 71


Designer's Mall
0.421875



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.484375