Page loading . . .

  
 Category: News: News Archive 2012: Thursday, May 23, 2013
Imagination Licenses PowerVR Graphics Core to Sunplus Technology  
 Printer friendly
 E-Mail Item URL

April 30, 2012 -- Imagination Technologies, Ltd. has signed a license agreement with Sunplus Technology Co., Ltd. for IP from Imagination's PowerVR SGX graphics family. Sunplus will deploy PowerVR SGX graphics technology in SOCs targeting the home entertainment market.

"Advanced graphics performance is becoming increasingly important for future home multimedia systems," said Sunplus President Dr. Archie Yeh. "We are pleased to extend our partnership with Imagination Technologies, the leader in embedded graphics, for Sunplus' SOC products."

Under the terms of its licensing arrangements, Imagination receives licence fees and royalty revenues on SOCs incorporating Imagination's IP.



Go to the Imagination Technologies, Ltd. website to find additional information.

E-mail Imagination Technologies, Ltd. for more information.

Read more about
Imagination Technologies, Ltd.
and
Sunplus Technology Co., Ltd.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, PowerVR graphics cores, graphics processors, graphics processing units, GPUs, Imagination Technologies, Sunplus Technology, system-on-chip, SoC,
601/38350 4/30/2012 439 58


Designer's Mall
0.4082031



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4667969