Page loading . . .

  
 Category: News: News Archive 2012: Saturday, May 18, 2013
RF Micro Devices Unveils rGaN-HV Process Technology for Power Device Products and Foundry Customers  
 Printer friendly
 E-Mail Item URL

April 30, 2012 -- RF Micro Devices, Inc. (RFMD) has announced the extension of its GaN process technology portfolio to include a new technology optimized for high-voltage power devices in power conversion applications. RFMD's newest GaN process technology, rGaN-HV, enables substantial system cost and energy savings in power-conversion applications ranging from 1 to 50KW.

RFMD's rGaN-HV delivers device-breakdown voltages up to 900V, high peak current capability, and ultra-fast switching times for GaN power switches and diodes. The new technology complements RFMD's GaN 1 process, which is optimized for high-power RF applications and delivers high breakdown voltage over 400V, and RFMD's GaN 2 process, which is optimized for high-linearity applications and delivers high breakdown voltage over 300V. RFMD will manufacture discrete power device components for customers in its Greensboro, North Carolina, wafer-fabrication facility and provide access to rGaN-HV to foundry customers for their customized power device solutions.



Go to the RF Micro Devices, Inc. website to find additional information.

E-mail RF Micro Devices, Inc. for more information.

Read more about
RF Micro Devices, Inc.
on SOCcentral.com


Keywords: ASICs, ASIC design, foundries, foundry services, gallium nitride, GaN, RF Micro Devices (RFMD)
601/38353 4/30/2012 216 46


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.421875