Page loading . . .

  
 Category: News: News Archive 2012: Thursday, May 23, 2013
Lattice Announces Production Release of iCE40 Los Angeles LP-Series and HX-Series mobileFPGA Device Families  
 Printer friendly
 E-Mail Item URL

May 8, 2012 -- Lattice Semiconductor Corp. today announced that eight devices of its iCE40 Los Angeles mobileFPGA family have been fully qualified and released into volume production. The LP640, LP1K, LP4K and LP8K devices of the iCE40 low-power LP-Series, and the HX640, HX1K, HX4K and HX8K devices of the higher-performance iCE40 HX-Series, have been production released with 17 different device/ package combinations.

The iCE40 mobileFPGA family, fabricated on non-volatile 40-nm technology, follows the 65-nm iCE65 family that has already been adopted by large consumer electronics OEMs who have taken advantage of its flexibility, low power, low cost and small footprint to quickly create new and innovative consumer products.

With two new iCEblink development kits, engineers can easily evaluate and adopt non-volatile iCE40 technology. The iCEblink40-HX (higher performance) development kit comes with an iCE40HX1K-VQ100 device and the iCEblink40-LP (low power) development kit comes with an iCE40LP1K-QN84 device. Both devices offer 1280 look-up tables of logic, 64kbits of on-chip memory, and 67 user I/O. The USB-powered iCEblink40 development kits include features such as 1Mbit of SPI Flash memory, capacitive touch buttons, LEDs and access to all user I/O.

Availability and Pricing

The $39 iCEblink40 development kits are available for immediate purchase on Lattice's website. Free iCEcube2 design software also can be downloaded at the Lattice website.



Go to the Lattice Semiconductor Corp. website to find additional information.

E-mail Lattice Semiconductor Corp. for more information.

Read more about
Lattice Semiconductor Corp.
on SOCcentral.com


Keywords: FPGAs, field programmable gate arrays, FPGA design, Lattice Semiconductor, Los Angeles mobileFPGAs
601/38397 5/8/2012 288 45


Designer's Mall
0.703125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.765625