Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, May 21, 2013
Xilinx Ships First Heterogeneous 3D FPGA  
 Printer friendly
 E-Mail Item URL

May 30, 2012 -- Xilinx Inc. today announced initial shipments of the Virtex-7 H580T FPGA, the first 3D heterogeneous all-programmable product. Virtex-7 HT devices use Xilinx's stacked-silicon interconnect (SSI) technology to deliver the industry's highest bandwidth FPGAs, featuring up to sixteen 28-Gbps and seventy-two 13.1-Gbps transceivers, making them the only single-chip solutions for addressing key Nx100G and 400G line card applications and functions. Combined with Xilinx's 100G gearbox, Ethernet MAC, OTN and Interlaken IP, Virtex-7 HT devices provide developers with the levels of system integration they need to meet space, power and cost challenges as they transition to CFP2 optical modules.

Using SSI technology enables Xilinx to deliver not only high-capacity devices built on TSMC's 28-nm high-performance/ ow-power process, but also an unprecedented number of transceivers for unmatched system performance. Other monolithic FPGAs are able to integrate only a fourth of the number of 28-Gbps channels. The heterogeneous implementation of Virtex-7 HT devices also enables Xilinx to make independent technology choices for the core FPGA and 28-Gbps transceiver die, which avoids burdening the FPGA with high-leakage transistors that waste system power. Having 28-Gbps transceivers on silicon separate from the core FPGA fabric further allows for superior noise isolation, enabling best overall signal integrity and system margin, as well as improved productivity for design closure and faster time-to-market.

"We were impressed by the low transmit jitter of the Virtex-7 H580T device's 28-Gbps transceivers and also by how quickly we were able to bring up a functioning link when combined with Luxtera's 4x28-Gbps single-chip silicon photonic transceiver," said Chris Bergey, Vice President of Marketing at Luxtera, Inc. "Xilinx has clearly hit an industry milestone with this device because it allows makers of networking systems to easily overcome the challenges they face to enable more bandwidth."

Effectively upgrading networks to handle exponential growth in data usage is critical to the communications industry. This requires power and port-density improvements in optical modules while reducing cost per bit. Driven by the migration to CFP2 and, in the future, CFP4 optical modules, Virtex-7 HT devices enable unprecedented integration capability for communication equipment vendors designing Nx100G and 400G line cards.

"With eight 28-Gbps transceivers and ample logic capacity, the Virtex-7 H580T device is the only FPGA that can integrate additional line card functionality so that designers can implement a dual 100G OTN transponder on a single chip," said Mark Gustlin, System Architect for Wired Communications at Xilinx. "Competing ASSP-based solutions will comprise five devices, will remain unavailable for more than a year, will consume at least 40 percent additional power and will cost 50 percent more."

Virtex-7 HT devices with their 28-Gbps transceivers allow support for up to four IEEE 100GE gearboxes in a single device with the option of integrating advanced debug capabilities, OTN, MAC or Interlaken IP within the same FPGA, eliminating the need for separate gearbox and ASSP devices. The upcoming Virtex-7 H870T device is also 400GE ready and will be able to support future 400GE modules that require 16x25-Gbps interfaces. The result is reduced overall power and BoM cost and a more-flexible solution in the midst of changing protocols.

Availability

First silicon FPGAs are shipping to key customers today with development tool support available in the recently announced Vivado Design Suite.



Go to the Xilinx, Inc. website to find additional information.

Read more about
Xilinx, Inc.
on SOCcentral.com


Keywords: Virtex-7 H580T FPGAs, field programmable gate arrays, FPGA design, 3D ICs, 3D chips, stacked ICs, Xilinx,
601/38583 5/30/2012 1095 65


Designer's Mall
0.40625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.453125