Page loading . . .

  
 Category: News: News Archive 2012: Sunday, May 26, 2013
ChipStart and Digital Core Design Partner on Sales and Marketing  
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- ChipStart LLC and Digital Core Design (DCD) are partnering to provide for the sale, marketing and worldwide distribution of DCD's products and capabilities through ChipStart's extensive development and sales channel.

"DCD is looking forward to expanding the relationship with ChipStart and its team. We feel that ChipStart's experience and customer base will drive our products at an accelerated rate in the marketplace and we look forward to expanding our footprint globally,” said Jacek Hanke, President, Digital Core Design. " "With the ChipStart relationship, the DCD believes that the extension of its product strength will continue to accelerate its role in the market by taking advantage of ChipStart's customer base for its 8-bit and 16-bit controllers and other interface IP."



Go to the ChipStart website to find additional information.

E-mail ChipStart for more information.

Read more about
ChipStart
and
Digital Core Design
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, IP, intellectual property, cores, Digital Core Design, ChipStart
601/38711 6/18/2012 414 61


Designer's Mall
0.4060059



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.4530029