Page loading . . .

  
 Category: News: News Archive 2012: Tuesday, May 21, 2013
ADI's Dual, 16-Bit, 1.25-GSPS, DAC Incorporates a JESD204 Serial Input to Simplify the FPGA Interface  
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- Analog Devices, Inc. (ADI) today introduced the AD9128, a performance-leading 16-bit, 1.25-GSPS transmit DAC with integrated complex digital-modulation functionality, and featuring a JESD204A-compatible serial input. The AD9128's high-speed serial interface greatly simplifies and improves the data connection between the DAC and the FPGA in a typical system implementation.

High-performance FPGAs are increasingly being utilized as processors in many data-centric wireless and wired communications, radar, avionics, and medical imaging applications. However, for higher-resolution, 1-GSPS+ data converter applications, data transfers in and out of an FPGA have traditionally been a design bottleneck because of interface bit-rate limitations, interconnect layout complexity, and parallel interface board space requirements. JESD204 was specifically developed to remedy these constraints by defining a robust high-speed serial interface that is scalable and accommodates data rates in the multiple Gbps range.

The JESD204A-compliant AD9128 offers high sampling rate and high dynamic range, enabling multicarrier generation up to the Nyquist frequency, and includes features such as an on-chip 32-bit NCO (numerically-controlled oscillator), allowing flexible placement of the IF (intermediate frequency), complex digital modulation, and gain and offset compensation. A 4-wire serial port interface provides for programming and read-back of many of the device's internal parameters and functions. The AD9128 supports GSM, WCDMA, TD-SCDMA, CDMA2000, WiMAX, and LTE wireless communications standards.

AD9128 Dual 16-bit DAC for Transmit Signal Chain IF Synthesis

  • 1.25-GSPS capability supports IF bandwidths up to 500MHz.
  • Excellent dynamic range.
    • 80dBc @ fdac = 200 MSPS, fout = 50 MHz.
    • 72dBc @ fdac = 800 MSPS, fout = 70 MHz.
  • Single-carrier W-CDMA ACLR = 82dBc @ 122.88-MHz IF.
  • 2x/ 4x/ 8x interpolator/ complex modulator allows carrier placement anywhere within the DAC's bandwidth.
  • Analog output - adjustable 8.7mA to 31.7mA, RL = 25Ohms to 50Ohms
  • 4 lanes of high-speed JESD204A serial links (each capable of 3.125Gbps)

Availability and Pricing

Samples are available now, with production release in July. Price each in 1,000 unit quantites is $34.50.



Go to the Analog Devices, Inc. (ADI) website to find additional information.

Read more about
Analog Devices, Inc. (ADI)
on SOCcentral.com


Keywords: computer system design, general-purpose computers, special-purpose computers, embedded system design, embedded systems, FPGAs, field programmable gate arrays, FPGA design, digital-to-analog converters, D-A converters, DACs, Analog Devices, Inc. (ADI)
601/38712 6/18/2012 276 50


Designer's Mall
0.390625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.484375