Page loading . . .

  
 Category: News: News Archive 2012: Saturday, May 25, 2013
Analog Devices and TSMC Collaborate on New Analog Process Technology Platform  
 Printer friendly
 E-Mail Item URL

June 20, 2012 -- Analog Devices, Inc. (ADI) and TSMC today announced a collaboratively developed analog process technology platform for precision analog ICs.

The new process technology platform significantly improves analog performance for a number of devices, including A-to-D and D-to-A converters, power-management devices, and audio coders/ decoders that are widely used in consumer, communication, computer, industrial, and automotive applications. Performance enhancements achieved with the 0.18-micron, 5-V process include an order of magnitude noise improvement, a 70% lower standby leakage current, a 50% improvement in linearity and a 50% better capacitor and resistor matching.

Recently introduced ADI products developed with the new platform include isolated CAN (control-area network) transceivers, a HART (Highway Addressable Remote Transducer) modem IC, an ECG (electrocardiogram) AFE (analog front-end), a series of digital potentiometers, and an audio codec.

TSMC's 0.18-micron, BCD process supports a range of operating voltages and provides cost-effective operation with a minimal footprint and a high degree of energy efficiency. It lends itself to many computer, industrial and consumer applications.



Go to the Analog Devices, Inc. (ADI) website to find additional information.

Read more about
Analog Devices, Inc. (ADI)
and
TSMC (Taiwan Semiconductor Manufacturing Company)
on SOCcentral.com


Keywords: ASICs, ASIC design, analog design, analog ICs, custom IC design, foundries, foundry services, BCD process technology, Analog Devices, Inc. (ADI), TSMC (Taiwan Semiconductor Manufacturing Company)
601/38737 6/20/2012 221 47


Designer's Mall
0.578125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.65625