Page loading . . .

  
 Category: News: News Archive 2012: Thursday, May 23, 2013
Global Unichip Announces 10GBase-KR, Multi-Standard SerDes IP  
 Printer friendly
 E-Mail Item URL

June 26, 2012 -- Global Unichip Corp. (GUC) today announced the availability of its second-generation silicon-proven 10GBase-KR Multi-Standard SerDes IP (MSKR SerDes). GUC's MSKR SerDes meets the needs of today's most demanding high-end networking and computing applications, operating at speeds ranging from 1.25Gbps to 12.5Gbps. It supports a number of standards including 10GBase-KR, XFI, CEI-11G/6G, XAUI, RXAUI and 1 GbE.

Designed in TSMC's 40-nm CMOS technology, GUC's MSKR SerDes IP has achieved industry leading jitter generation (< 400fs) and jitter tolerance (> 0.75UI) performance. The MSKR SerDes IP features advanced and fully automatic equalization schemes in its transmitter and receiver to enable robust data transmission over legacy backplane channels.

The MSKR SerDes IP is verified to have a > 3dB margin over the channel loss specified in IEEE's 10GBase-KR standard (802.3AP). The IP comes with extensive testability features including a receiver eye monitor and pseudo random bits generator/ checker to enable production tests and in-system diagnostics.

Availability

Samples and evaluation software are now available.

Posted by: John Miklosz



Go to the Global UniChip Corp. website to find additional information.

E-mail Global UniChip Corp. for more information.

Read more about
Global UniChip Corp.
on SOCcentral.com


Keywords: ASICs, ASIC design, IP, intellectual property, cores, serializer/deserializer, SerDes, Global UniChip Corp. (GUC)
601/38752 6/26/2012 453 61


Designer's Mall
0.375



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  0.453125