Page loading . . .

  
 Category: News: News Archive 2012: Wednesday, May 22, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 (1336 Entries)
Vestel Electronics Launches Advanced Set-Top-Box Using Mentor Graphics Inflexion User Interface Technology 

May 16, 2012 -- Mentor Graphics Corp. today announced that Vestel Electronics, one of Europe's largest set-top-box (STB) manufacturers, developed its user interface (UI) for its new generation Android-based STB using the Mentor Embedded I ... read more

Agilent Technologies' Advanced Design System Selected by ADATA to Speed Product Development 

May 15, 2012 -- Agilent Technologies, Inc. today announced that ADATA Technology Co., Ltd., a provider of memory solutions in Taipei, Taiwan, has selected Agilent's Advanced Design System (ADS) software for developing memory modules f ... read more

Altis Semiconductor Releases Enhanced Versions of PDKs for 130-nm Processes Based on Cadence Virtuoso OpenAccess Platform 

May 15, 2012 -- Altis Semiconductor today announced the release of its fully qualified process design kits (PDKs) for its 13-nm specialty technologies: the baseline mixed-mode CMOS (ATS-130-LP), RF-CMOS (ATS-130-RF) and embedded-Flash (AT ... read more

Cadence Expands System and SOC Verification Offerings 

May 15, 2012 -- Cadence Design Systems, Inc. continued its efforts to help reduce time-to-market for new systems and SOCs with the announcement of new in-circuit acceleration based on the Incisive and Palladium XP platforms for its System ... read more

Cadence Introduces New NVM Express IP Solutions for Solid State Storage Applications 

May 15, 2012 -- Cadence Design Systems, Inc. has launched the first IP subsystem for the development of SOCs supporting the NVM Express 1.0c standard, an interface technology used in the rapidly growing solid-state drive (SSD) market. The ... read more

HiSilicon Extends Multi-License Deal with Vivante for Graphics IP 

May 15, 2012 -- Vivante Corp. announced today that HiSilicon Technologies Co., Ltd., a supplier of SOC and ASIC solutions for mobile, communication networks and digital media, has expanded its on-going technology partnership to inc ... read more

IC Manage Introduces Views Storage-Acceleration Software 

May 15, 2012 -- IC Manage, Inc. has introduced its IC Manage Views storage-acceleration software, a version-aware, virtual file system that presents complete workspace views, while only transferring data on demand to a local file cache. I ... read more

IC Manage Releases 4th Annual Global Design Management Survey Results  Featured

May 15, 2012 -- IC Manage, Inc. today announced the availability of its fourth annual "Global Design Management Report, which covers the results of a 524 respondent survey of IC design professionals. The report covers topics such as ... read more

Kilopass NVM IP Cores Deliver Footprint and Pin-Compatibility Across Eight Top-Tier Foundries for the 130/110-nm Process Node 

May 15, 2012 -- Kilopass Technology, Inc. today announced that SOC designers can select any hard IP core, IP supplied as GDSII hard macro, from the entire library of Kilopass XPM (eXtra Permanent Memory) and Gusto NVM IP, drop it into a d ... read more

NVIDIA Introduces First Virtualized GPU, Accelerating Graphics for Cloud Computing 

May 15, 2012 -- NVIDIA Corp. today unveiled the NVIDIA VGX platform which enables IT departments to deliver a virtualized desktop with the graphics and GPU computing performance of a PC or workstation to employees using any connected devi ... read more

XJTAG Introduces Network Licensing 

May 15, 2012 -- XJTAG has releases version 2.7 of its boundary scan software which is now available with network licensing, allowing corporations to share the use of their XJTAG licences across multiple sites, both nationally and internat ... read more

Forte's SystemC High-Level Synthesis Licensed by HighIP Design 

May 15, 2012 -- Forte Design Systems, Inc. today announced HighIP Design, a SystemC intellectual property (IP) provider, has licensed Forte's Cynthesizer SystemC high-level synthesis (HLS). As part of the licensing a ... read more

Sigrity Introduces XcitePI Chip I/O Interconnect Model Extraction and Assessment Tool 

May 14, 2012 -- Sigrity, Inc. today introduced XcitePI IO Interconnect Model Extraction as part of its comprehensive suite of high-speed analysis software products. The technology generates precise chip I/O power/ ground and signal-int ... read more

Netronome Acieves Power, Performance and Area Benefits with Cadence Encounter Technology 

May 14, 2012 -- Cadence Design Systems, Inc. announced today that Netronome, a developer of intelligent network flow processors (NFP), gained a significant performance advantage on its low-power SOCs by using the Cadence . In a ... read more

Sagantec Announces New Migration and DRC Correction Tool for 28nm and 20nm 

May 14, 2012 -- Sagantec, Inc. announced today its nmigrate layout migration and optimization tool specifically developed for 28-nm and 20-nm technology rules. nmigrate is based on the patented 2D dynamic compaction technology developed b ... read more

V Semi Announces Availability of New PLL IP 

May 14, 2012 -- V Semiconductor, Inc. (V Semi) has announced the availability of its Digital PLL IP cores in several new technology nodes and foundries. The foundries include TSMC, UMC and the Common Platform Alliance. The IP cores have b ... read more

CST and Delcross Announce Distribution Agreement for North America 

May 14, 2012 -- Computer Simulation Technology (CST) and Delcross Technologies, LLC have signed a distribution agreement to make CST an authorized reseller of EMIT in North America. EMIT adds a significant capability to the CST pro ... read more

Fast Processor Models of MIPS Technologies New Aptiv Generation Cores Released by Imperas and OVP 

May 14, 2012 -- Imperas, Ltd. is releasing the Open Virtual Platforms (OVP) Fast Processor Models for MIPS Technologies new Aptiv generation of processor cores. Example virtual platforms are also being released, as well as support ... read more

GOEPEL electronic Presents New Generation of In-Line On-Board Programmers 

May 14, 2012 -- GOEPEL electronic GmbH has introduced RAPIDO, a new family of multi-site in-line programmers designed for high-speed in-system programming (ISP) of non-volatile memory devices such as Flash, serial EEPROM, microcontroller ... read more

Intilop Delivers Nano-TOE IP Core with Ultra-Low Latency of 76ns and 20-Gbit Bandwidth 

May 14, 2012 -- Intilop, Inc. has announced the release of its new ultra-low-latency 4th-Gen 10G Nano-TOE. This Nano-TOE IP Core delivers unmatched latency measured at 76ns at 100% 10G line-rate at full duplex. Its Full TCP Offload is ful ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
183.601  2.420898