Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Thursday, April 02, 2015
Developing Secure Code Using SPARK-Part 2  
Publication: EE Times Militray & Aerospace Highlights
 Printer friendly
 E-Mail Item URL

January 10, 2012 -- In part one of this two-part article, we summarized the basic issues with software security and explained how the programming language choice can affect the ease or difficulty of demonstrating that a system meets security requirements such as those defined in the Common Criteria. General-purpose languages including C, C++, Ada, and Java are too complex to satisfy the reliability and analyzability requirements at the highest security levels; sub-setting is needed. In part two, we describe one such language subset SPARK and explain how it can be used to develop high-security systems cost-effectively.

By Benjamin M. Brosgol. (Brosgol is a senior member of the technical staff of AdaCore.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Militray & Aerospace Highlights website.

Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, special-purpose computers, SPARK, EE Times Militray & Aerospace Highlights
602/37555 1/10/2012 359 73
Designer's Mall
0.203125



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Verification Contortions


Dr. Lauro Rizzatti
Verification Consultant
Rizzatti, LLC

Real Talk

P2415: The New Power Standard for Unified Hardware Abstraction


Graham Bell
VP Marketing
Real Intent

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.28125