Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Wednesday, May 22, 2013
Regulatory Challenges Complicate Test for Medical Technologies  
Publication: Electronic Design Magazine
 Printer friendly
 E-Mail Item URL

March 12, 2012 -- Two primary concerns dominate medical device and system testing. One is the frequent presence of high voltages, making the test process itself an area of concern, with potential safety issues for patients and technicians during diagnostic endeavors such as X-rays and CT scans. These voltages become even more critical in implantable devices such as pacemakers.

But the real elephant in the room is the recognized standard that governs the process; the International Electrotechnical Commission's (IEC's) 60601-1 technical standard for the safety and effectiveness of electrical medical equipment. IEC 60601-1 is a big, broad mandate encompassing a general standard, about 10 collateral standards, and approximately 60 particular standards.

In this report, we look at some of the particular issues surrounding high-voltage test, such as breakdown voltages and leakage currents. We also look at the transition that's now ongoing from the second edition of the IEC 60601-1 standard to implementation of the third edition and what that means for the process of testing electrical medical equipment.

By David Maliniak. (Maliniak is Electronic Design Magazine's EDA and Test and Measurement Editor.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the Electronic Design Magazine website.

Keywords: embedded system design, embedded systems, computer system design, general-purpose computers, special-purpose computers, electromagnetic interference, EMI, electrostatic discharge, ESD, Electronic Design Magazine
602/38205 3/12/2012 276 37


Designer's Mall
0.265625



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.34375