Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Wednesday, May 22, 2013
Expanding Emulation'S Reach with Virtual Devices  
Publication: EE Times Embedded
Contributor: Mentor Graphics Corp.
 Printer friendly
 E-Mail Item URL

June 3, 2012 -- With the majority of designs today containing one or more embedded processors, the verification landscape is transforming as more companies grapple with the limitations of traditional verification tools. Comprehensive verification of multicore SOCs cannot be accomplished without including the software that will run on the hardware.

The increasing prevalence of complex, multifunctional, networked devices and the rising importance of embedded software create a need for faster simulation run times and full system verification early in the design cycle. Hardware-assisted verification, or emulation, delivers the required capacity and performance for extremely fast, full SOC testing, i.e., hardware and software. But the highcost of emulators has made them affordable only for companies with deep pockets.

Fortunately, recently introduced virtualization technologies which spread the usability and cost of emulators across many simultaneous users will make emulators a more common fixture at small and medium sized companies, as well as larger ones.

 

By Jim Kenney. (Kenney is the Marketing Director for Mentor Graphics Corp.'s Emulation Division.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Embedded website.

Read more about
Mentor Graphics Corp.
on SOCcentral.com

Keywords: embedded system design, embedded systems, EDA, EDA tools, electronic design automation, emulators, emulation, EE Times Embedded, Mentor Graphics
602/38700 6/3/2012 359 66


Designer's Mall
0.156



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.235