Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Thursday, June 20, 2013
Electromagnetic Modeling of Three-Dimensional Integrated Circuits   Featured
Publication: EE Times EDA Designline
Contributor: Nimbic, Inc.
 Printer friendly
 E-Mail Item URL

June 18, 2012 -- Three-dimensional integrated circuits (3DIC) are generating increased interest as a way to increase speed and density while reducing power and form factor. System-level integration in package (SiP) has joined system-on-chip (SOC) as one of the primary mechanisms to drive the electronic industry. The challenges to develop 3D-IC technologies, however, are formidable, encompassing supply chains, manufacturing, standardization and design technology.

This article focuses on a fundamental aspect of design technology for 3D ICs: Understanding the electromagnetic behavior of 3D structures and how to model them in practice. It examines novel electromagnetic modeling aspects of 3D ICs, in particular, the use of silicon substrates such as silicon interposer, redistribution layer (RDL) and through-silicon via (TSV). It shows how to model electromagnetic properties of silicon substrates, RDL and TSV, how to capture the physical effects in a full 3D solver, and how to incorporate these models into electromagnetic simulation tools. The article concludes with some examples that illustrate the techniques we have developed.

 

By Raul Camposano, Swagato Chakraborty, Daniel de Araujo, Dipanjan Gope and James Pingenot. (Camposano is CEO of Nimbic, inc.; Chakraborty is Vice President of Products; de Araujo is Director of Applications; Gope is Vice President of Research and Development; and Pingenot is Senior Design Engineer.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times EDA Designline website.

Read more about
Nimbic, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, 3D ICs, 3D chips, stacked ICs, EDA, EDA tools, electronic design automation, EM simulation, Nimbic, EE Times EDA Designline
602/38803 6/18/2012 1237 80
Designer's Mall
4th Of July countdown banner
0.15625



 Search for:
            Site       Current Category  
   Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.234375