Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Sunday, May 26, 2013
How to Reduce Energy Consumption in MCU-based Systems that Need to Monitor Outside Inputs  
Publication: EE Times MCU Designline
Contributor: Energy Micro AS
 Printer friendly
 E-Mail Item URL

July 9, 2012 -- Few applications today are immune from the need to reduce energy consumption. For designers of portable and battery-powered equipment, this is a constraint that impacts the top-line performance and usability of their products. One of the main contributors to the total energy consumption of any system is the performance of the microcontroller (MCU) at its heart. As a consequence, designers have sought to minimize MCU power consumption, focusing on three key areas.

The first is the active energy consumption — the amount of useful processing work the MCU can do for a given energy input — which is obviously important. A ready measure of this contribution is offered by the MCU's current consumption per MHz, with a benchmark figure for a 32-bit Cortex M3 processor being the 150µA/MHz achieved by the EFM32 Tiny Gecko MCUs from Energy Micro.

The processor also needs a range of sleep and deep-sleep modes that require as little current as possible. Again taking the example of the Gecko series processors, an attainable figure for stop mode is around 20nA.

In practice, however, the third aspect of power consumption is probably the most important. A sleep mode is of little use if there is no way for the processor to monitor external events while asleep, in order to know when to wake up. In practice, therefore, most MCUs spend most of their time in an intermediate "waiting for input" mode.


By Anders Guldahl. (Guldahl as an application engineer at Energy Micro SA.)

This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times MCU Designline website.

Read more about
Energy Micro AS
on SOCcentral.com

Keywords: embedded system design, embedded systems, microcontrollers, MCUs, power analysis, power optimization, low power design, low-power design, EE Times MCU Designline, Energy Micro
602/38865 7/9/2012 431 78


Designer's Mall
0.3427734



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.4223633