Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Sunday, May 26, 2013
Diagnostic and Repair Tools for Embedded Memory Boost SOC Yields   Featured
Publication: EE Times Memory Designline
Contributor: Synopsys, Inc.
 Printer friendly
 E-Mail Item URL

July 23, 2012 -- Memory plays an essential role in the functioning of embedded systems. Indeed, embedded memories in system-on-chip (SOC) devices can account for 50% or more of chip area. Implemented using aggressive design rules, embedded memories tend to be more prone to manufacturing defects and field reliability problems than any other core on the chip. To improve yield and reliability in embedded devices, manufacturers need solutions that simplify fault detection, process improvement, and repair at the manufacturing level and in the field while minimizing cost and impact on functionality.

This article will describe embedded memory test solutions, including fault detection in very deep submicron technologies, repair at the manufacturing level, and diagnosis for process improvement and field repair capabilities, that address today's design yield and reliability needs.

By Sandeep Kaushik and Yervant Zorian. (Kaushik is the Senior Product Marketing Manager for the embedded memory test and repair products at Synopsys, Inc. and Zorian is the Chief Architect for embedded test and repair products at Synopsys.)


This brief introduction has been excerpted from the original copyrighted article.


View the entire article on the EE Times Memory Designline website.

Read more about
Synopsys, Inc.
on SOCcentral.com

Keywords: ASICs, ASIC design, EDA, EDA tools, electronic design automation, design for manufacturing, design-for-manufacturing, DFM, design for test, design-for-test, DFT, design for yield, design-for-yield, DFY, embedded memory, Synopsys, EE Times Memory Designline
602/38976 7/23/2012 924 54


Designer's Mall
0.1569824



 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.2340088