Page loading . . .

  
 Category: Magazine & Journal Articles Online: Article Archive 2012: Saturday, May 18, 2013
Sort Entries by    
Use the input form on the right to search on a word or phrase.  
Page(s): 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 (343 Entries)
How Flash and DRAM Growth Trends are Reshaping the Memory Industry  by Cadence Design Systems, Inc. in Chip Estimate Corp.

August 7, 2012 -- Historically, one of the biggest growth drivers in the DRAM industry was the memory consumption in personal-computing platforms. However, the definition of personal-computing platforms has rapidly changed to be centered on mobi ... read more

The Basics of FPGA Mathematics  by EE Times Programmable Logic Designline

August 7, 2012 -- One of the many benefits of an FPGA-based solution is the ability to implement a mathematical algorithm in the best possible manner for the problem at hand. For example, if response time is critical, then we can pipeline the st ... read more

Growing Audio Requirements in SOCs  by Synopsys, Inc. in EDN Magazine

August 7, 2012 -- As consumer devices such as tablets, media players and home-theater systems continue to incorporate more audio functionality, the systems-on-chip (SOCs) designed for these devices become more complex. These SOCs must support a ... read more

Designing a Robust Clock Tree Structure  by Freescale Semiconductor, Inc. in EE Times EDA Designline

August 6, 2012 -- Clock tree synthesis (CTS) is at the heart of ASIC design and clock-tree-network robustness is one of the most important quality metrics of SOC design. With technology advancement over the past one and half decade, clock-tree r ... read more

Verifying Embedded Software Functionality-Part 1: Why It's Necessary  by EE Times Embedded

August 5, 2012 -- Embedded software and systems have come to dominate the way we interact with computers and computation in our everyday lives. Computers are no longer isolated entities sitting on our desks. Instead, they are nicely woven and in ... read more

Understanding the Ivy Bridge Architecture  by Electronic Design Magazine

August 2, 2012 -- The development of emerging technology is a race. Development takes time. The new generation of embedded components then needs more time before it's widely accepted in the industry. Of course, the manufacturer is challenged to ... read more

Accelerate Embedded Development with Lua  by Electronic Design Magazine

August 2, 2012 -- Dynamic languages have proved invaluable to improving fast and agile development, most notably for Web development and system administration. Some precursor languages such as Unix shells, Perl, or PHP have paved the way and re ... read more

Microcontrollers Tackle Networking Chores  by Electronic Design Magazine

August 2, 2012 -- Developers have a range of wired and wireless mechanisms to connect microcontrollers to their peers. On-chip peripherals often dictate the options, but many of the interfaces are accessible via off-chip peripherals. External li ... read more

Real-Time Clock Programming Requires Caveats  by Maxim Integrated Products, Inc. in Electronic Design Magazine

July 31, 2012 -- When developing code to operate a real-time clock (RTC), it is often beneficial to understand how the clock-core operating logic has been defined. We all have a fundamental comprehension of how a clock and calendar should operat ... read more

Breaking Through the Embedded Memory Bottleneck-Part 1  by Memoir Systems, Inc. in EE Times Memory Designline

July 30, 2012 -- In the age of broadband Internet, 4G smart phones, and untethered tablet computing, there is a relentless demand for ever-increasing computing performance. Over the years, processing performance has rapidly progressed, initially ... read more




 Search for:
            Site       Current Category  
   Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Exec Viewpoint

Yes, Virginia,
There Is a
Stitch-and-Ship


Dave Johnson
VP of Sales
Breker Verification

Odd Parity

Lets' Go On
with the Show!


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
184.602  0.703125