Page loading . . .

  
 You are at: The item(s) you requested.Thursday, September 18, 2014
ARM Enables Energy-Aware Coding with the ARM Energy Probe and DS-5 Toolchain  
 Printer friendly
 E-Mail Item URL

February 28, 2012 -- ARM has announced a new tools solution to promote widespread energy-efficient software optimization across the Linux and Android communities. The new ARM Energy Probe is used by the ARM Streamline Performance Analyzer to capture power-consumption data alongside software activity. This helps developers visualize and optimize the impact of their software on the system energy footprint.

The solution, based on the ARM Development Studio 5 (DS-5) toolchain, offers reduced total cost of ownership and simplified setup to permit wide deployment among application and system software developers. The Energy Probe does not depend on additional in-circuit emulators or trace units and can monitor up to three power rails simultaneously, correlating in time power data, processor performance counters, OS performance metrics, and software hotspots.

Go to the ARM website to find additional information.

E-mail ARM for more information.

Read more about
ARM
on SOCcentral.com


Keywords: ASICs, ASIC design, FPGAs, field programmable gate arrays, FPGA design, EDA, EDA tools, electronic design automation, software development tools, IP, intellectual property, cores, microcontrollers, MCUs, microprocessors, MPUs, ARM,
601/37926 2/28/2012 693 96
Designer's Mall
Halloween countdown banner
0.515625



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options

Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Executive
Viewpoint

Deep Semantic and Formal Analysis


Dr. Pranav Ashar
CTO, Real Intent

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Tutorials, Whitepapers & App Notes
Archived Webcasts
Newsletters



About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  0.578125