Page loading . . .

  
 You are at: The item(s) you requested.Wednesday, June 19, 2013
Energy Micro Adds New Ultra-Compact BGA48 Package to Gecko Microcontroller Family  
 Printer friendly
 E-Mail Item URL

April 2, 2012 -- Energy Micro SA has extended its EFM32 Gecko family of microcontrollers with the addition of products supplied in very-thin, fine-pitch BGA48 packaging. Based on the ARM Cortex-M3 processor, new Tiny Gecko devices suit applications with extreme space constraints, such as wireless sensing nodes, home automation systems and portable health and fitness products.

Despite their small size (4x4x1mm), the VFBGA48 Tiny Gecko devices include all of the energy- friendly peripherals for which the Gecko family is noted including the LESENSE low-energy sensor interface, and the company's low-power LCD driver technology.

The LESENSE function block, a generic low energy sensor interface, enables monitoring of a mix of up to 16 capacitive, inductive or resistive sensors independently of the processor core. This lets designers maintain basic functionality while keeping the processor in sleep or shut-off mode for as long as possible.

Availability

The Cortex-M3 Tiny Gecko microcontroller runs at a clock speed of up to 32MHz. Equipped with memory configurations up to 32kBytes of Flash memory and 4kBytes of RAM, the new RoHS-compliant VFBGA48 devices will be available in sample quantities in Q3 2012, with pricing starting at $1.82 at 100K devices.

Go to the Energy Micro AS website to find additional information.

Read more about
Energy Micro AS
on SOCcentral.com


Keywords: embedded system design, embedded systems, ARM-based microcontrollers, MCUs, IP, intellectual property, cores, Energy Micro
601/38174 4/2/2012 434 69
Designer's Mall
4th Of July countdown banner
1.03125



Copyright 2002 - 2004 Tech Pro Communications, P.O. Box 1801, Merrimack, NH 03054
 Search site for:
    Search Options


Subscribe to SOCcentral's
SOC Explorer
Newsletter
and receive news, article, whitepaper, and product updates bi-weekly.

Exec Viewpoint

Reducing Power
by Raising the
Level of Abstraction


David Pursley
Director,
Product Marketing
Forte Design Systems

Exec Viewpoint

The Many Faces
of Low-Power Verification


Ghislain Kaiser
CEO, Docea Power

Exec Viewpoint

Maximizing the Value of Your Internal IP


Warren Savage
CEO, IPextreme

Odd Parity

Summertime and the Livin' Ain't Easy


Mike Donlin
The Write Solution

Odd Parity Archive

Barbara's Bytes

So, Just What
Is ESL?


Barbara Tuck
Senior Editor,
SOCcentral

SOCcentral Job Search

SOC Design
ASIC Design
ASIC Verification
FPGA Design
CPLD Design
PCB Design
DSP Design
RTOS Development
Digital Design

Analog Design
Mixed-Signal Design
DFT
DFM
IC Packaging
VHDL
Verilog
SystemC
SystemVerilog

Special Topics/Feature Articles
3D Integrated Circuits
Analog & Mixed-Signal Design
Design for Manufacturing
Design for Test
DSP in ASICs & FPGAs
ESL Design
Floorplanning & Layout
Formal Verification/OVM/UVM/VMM
Logic & Physical Synthesis
Low-Power Design
MEMS
On-Chip Interconnect
Selecting & Integrating IP
Signal Integrity
SystemC
SystemVerilog
Timing Analysis & Closure
Transaction Level Modeling (TLM)
Verilog
VHDL
 
Design Center
Whitepapers & App Notes
Live and Archived Webcasts
Newsletters


About SOCcentral.com

Sponsorship/Advertising Information

The Home Port  EDA/EDA Tools  FPGAs/PLDs/CPLDs  Intellectual Property  Electronic System Level Design  Special Topics/Feature Articles  Vendor & Organization Directory
News  Major RSS Feeds  Articles Online  Tutorials, White Papers, etc.  Webcasts  Online Resources  Software   Tech Books   Conferences & Seminars  About SOCcentral.com
Copyright 2003-2013  Tech Pro Communications   1209 Colts Circle    Lawrenceville, NJ 08648    Phone: 609-477-6308
1  1.390625